# CONTROL DATA® 6600 COMPUTER SYSTEM

6601 A-J, 6613-A/B/C 6604-A/B/C, 6614-A/B/C Peripheral and Control Processor Central Memory Clock Extended Core Storage Coupler (Std Opt 10102 and/or Spec Opt 60080) Power Wiring

Volume 2

DIAGRAMS & CIRCUIT DESCRIPTIONS

RECORD of REVISIONS			
REVISION	NOTES		
Α	Equation Lists and Appendix A added. Miscellaneous changes made for purposes of clarification.		
В	Central Memory diagrams added, sheets 38-44. Central Processor diagrams added, sheets		
	45-114. Clock diagrams added, sheets 115-121. Corrections made to Appendix A.		
С	This reprint obsoletes all previous editions. Central Processor completely revised.		
(3-29-65)	Miscellaneous changes made for purposes of clarification. This printing includes Change Order		
	10946.		
D	Volumes 1 and 2 obsolete all previous editions. "Add Unit" diagrams added in Volume 1.		
(7-12-65)	Miscellaneous changes made for purposes of clarification. This printing includes Change Order		
	11826.		
E	Change Order 12006.		
F	Change Order 12051.		
G	Change Order 12082.		
Н	Change Order 12182.		
J	Change Order 12187.		
K	Publication Change Order 12481. The following pages have been revised: 6601/04 Central		
(1-27-66)	Processor - 1, 3, 4.1, 4.2, 5, 7, 9, 13, 15, 16, 19, 21, 23, 24.1, 25, 29, 31, 33, 35, 43, 53,		
	57, 61, 63, 64, 65, 66, 67, 68.0, 68.1, 68.3, 68.5, 68.7, 68.9, 69, 70, 71, 73, 74, 74.1, 75,		
	77, 79, 80.1, 80.3, 81, 82, 83, 85, 86.1, 86.3, 87, 88.1, 89, 91, 99, 101 and 103. 6601/04		
	Functional Units - Contents, 2.3, 3, 5, 7, 9, 11, 13, 14.1, 14.3, 14.4, 14.5, 14.7, 14.8, 15,		
	16, 17, 19, 23, 25, 26, 29, 31, 33, 35, 37, 43, 44, 47, 48, 49, 51, 53, 55, 57, 59, 61, 63, 64,		
	67, 95, 97, 103, 126.1, 126.2, 127, 181, 182.0, 183, 185, 187, 189, 190, 191, 193, 194, 197,		
	201, 205, 207, 211, 213 and Comment Sheet. 6601/04 Peripheral and Control Processor - 1, 2,		
	3, 5, 9, 11, 19, 21, 39, 47, 55, 57, 58, 59, 61, 63, 65 and 67. 6601 Central Memory (131K) -		
	Contents, 1, 3, 5, 11, 12.0, 12.1, 12.2, 13, 14.0, 14.1, 14.3, 15. 6604 Central Memory (65K)		
	Contents, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14.1, 15, 6601/04 Clock - 3, 5, 7, 9, 11,		
	13, 15, 17. 6601/04 Power Wiring - Contents, 1, 3, 5, 6, 7, 9, 11, 12, 13, 15, 17. 6601/04		
L	Appendix A - Title page, 2 and Comment Sheet.		
	Field Change Order 13358 which advanced the Product Designation to 6601-H31, 6604-A33 and		
(6-28-66)	6605-A12. Central Processor pages 11, 13, 17, 19, 22.1, 24.01, 24.1, 25, 37, 41, 45, 86.01		
M	and 90.1 revised. Functional Units pages 5, 11, 14.21, 14.3, 14.5, 182 and 185 revised.		
(6-28-66)	Publications Change Order 13629 which incorporated Change Orders 11310, 11389, 11467, 11487,		
(0-28-00)	11826, 11937, 12006, 12450, 12543, 12655, 12656 and 12761 into this Manual. Vol. 1 Pages		
	changed: Cover, Title page, Record of Revisions, Key to Logic Symbols, Central Processor		
	Contents, 7, 19, 21, 22.1, 23, 24.01, 24.1, 35, 36.1, 39, 40.1, 43, 44.1, 63, 79, 80.01, 80.3,		
	81, 82.1, 85, 86.01, 86.1, 86.3, 87, 88.1, 89, 90.1, 91, 101, 103 and 105. Functional Unit		
	Contents, 3, 5, 7, 9, 11, 13, 14.1, 14.21, 14.3, 14.5, 14.7, 15, 39, 63, 99, 101, 103, 137,		
	149, 173, 181, 182.01, 182.1, 185, 187, 197 and 213. Vol. 2 Pages changed: Cover, Title page, Record Revisions, Key to Logic Symbols, Peripheral Processor Contents, 5, 6.1 and 6.2. Central Memory (131K) Contents, 10.1 and 11. Central Memory (65K) Contents, 11 and 12.1.		
	of Revisions, Key to Logic Symbols, Peripheral Processor Contents, 5, 6.1 and 6.2. Central		
	Memory (131K) Contents, 10.1 and 11. Central Memory (65K) Contents, 11 and 12.1.		

 $\begin{array}{lll} \textbf{Address comments concerning this} \\ \textbf{manual to:} \end{array}$ 

Control Data Corporation Technical Publications Department 4201 North Lexington Avenue St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

	RECORD of REVISIONS (CONT'D)
REVISION	NOTES
M (Con't)	Clock Contents 1, 3, 4.1, 11, 12.1.
N thru AP	Publication Change Order 14798 which incoporated the following Change Orders: 13415, 13512,
(10-10-66)	13513, 12930, 13536, 13545, 13569, 12932, 12933, 12931, 13731, 13814, 14136, 13999, 14045,
	14111, 14112, 14153, 13757, 14202, 14203, 13746 and 13756. Vol. 1 Pages changed: Central
	Processor 23, 24.01, 24.1, 31, 55, 71, 86.01, 86.3, 87, 89 and 90.1. Functional Units 19, 31,
	61, 63, 73, 93, 125, 157, 161, 175, 197, 209, 211 and 213. Vol. 2 Peripheral and Control
	Processor page 67. 6601/6613 Central Memory (131K) page 7. 6604/6614 Central Memory
	(65K) pages 7 and 12.1. 6601/6604/6613/6614 Clock page 15 and 17.
AR thru BD	Publication Change Order 16000 which incorporated the following Change Orders: 14247, 14767,
(3-22-67)	15218, 15252, 15338, 15339, 15191, 15562, 15563, 15068 and 15750. Vol. 1 pages changed:
	Central Processor 31, 39, 81, 82.1, 89, 99 and 105. Functional Units 101. Vol. 2 pages
	changed: Peripheral and Control Processor 5, 15 and 23. Clock - Contents and page 3. Power
	Wiring - Pages 7, 9, 13 and 15 revised. Pages 19, 21, 23 and 25 added. Cover and title page
	revised for Vol. 1 and Vol. 2.
BE thru BL	Publication Change Order 17138, which incorporated the following change orders: 14642, 15841,
(11-9-67)	15829, 15968, 15985 and 16269. Vol. 1 pages changed: General Contents (new). Central
	Processor 17 and 91. Functional Units 3, 14.5, 31, 93, 101, 103, 107, 117, 123, 163, 173,
-	181, 182.0, 187, 189, 203 and 213. Vol. 2 pages changed: Cover and Title Page, General
	Contents (new), Peripheral and Control Processors 3, 5, 25, 29, 49, 53, 55 and 57. Central
	Memory (131K) 8.1. Central Memory (65K) 8.1. Clock, page 3. E.C.S. Coupler Section
	Pages 1 thru 37 (new). Power Wiring 1, 19, 21, 23 and 25.
BM thru BT	Publication Change Order 18437, which incorporated the following Change Orders: 17014, 17269,
(1-12-68)	17251, 17346 and 17660. Vol. 1 pages changed: Central Processor, pages 7, 9, 11, 13, 19, 22. 1,
······································	24. 01, 41, 67, 68. 7, 69, 71, 87, 90. 1, 91 and 105; Functional Units pages 3, 5, 7, 9, 11, 14. 1, 14. 3, 14. 5,
	14. 7, 19, 31, 61, 63, 75, 77, 79, 81, 83, 85, 93, 95, 97, 101, 103, 105, 109, 111, 117, 119, 121, 123, 125, 133,
	135, 137, 139, 141, 145, 147, 149, 151, 153, 155, 159, 161, 163, 165, 167, 169, 173, 175, 180, 3, 180, 7, 185, 197
	199, 207, 209, 211 and 213. Vol. 2 pages changed: Peripheral and Control Processors pages 6.1,7,9
	19, 21, 25, 29, 31, 37, 39, 41, 47, 51, 55, 57, 59, 61, 65, and 67; Central Memory (131K) pages 4, 5, 8, 8, 1,
	11 and 15. Central Memory (65K) pages 4, 5, 8 and 15. Clock Section pages Clock Contents, 4, 1,
	5, 7. 1, 7. 3 (new), 9. 1, 9. 3 (new), 12. 1, 12. 3 (new), 13, 15 and 17. Appendix pages 12 and 14.
	, and the suggest is und if,
···	

# GENERAL CONTENTS

VOLUME 1	Part 1.	Central Processor
	Part 2.	Functional Units
VOLUME 2	Part 3.	Peripheral and Control Processors
	Part 4.	Central Memory 131K
	Part 5.	Central Memory 65K
	Part 6.	Clock
	Part 7.	Extended Core Storage Coupler (Standard Option 10102 and Special Option 60080 for 6601/04, Special Option 60080 for 6613/14/15)
	Part 8.	Power Wiring
	Part 9.	Appendix A

## FOREWORD

Logic diagrams contained in this manual do not attempt to show the entire device, nor even depict complete modules within that device. The purpose of the diagrams is to show the logical significance of circuits that may involve parts of many modules on several chassis. Logic hardware that is not pertinent to the particular logic

sequence being illustrated is not included. Certain areas may not be shown at all, while others may appear on several drawings. These limitations are important to remember; the logic diagrams do not replace the 6000 Series chassis and cable tabs, but they are a valuable tool in understanding the tabs and the overall operation of the machine.

## KEY TO LOGIC SYMBOLS

(Standard 6000 Series Card Types)

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA\* logic, two signals, a logical "0" and a logical "1" are the possible input or output conditions of a circuit. For example, "1" is considered "up" and "0" is considered "down" on a timing chart. Detailed descriptions of logic symbols and their associated electronic representations are contained in the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700).

## STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for Control Data equipment using 6000 Series card types are inverters, test points, flip-flops, twisted pair line drivers, and coaxial cable line drivers.

## Inverters

An inverter is a logic element which provides an output that is a negation of its imput. When more than one input is provided to an inverter, "0's" take precedence over "1's" and therefore drive the output of the inverter to "1". Because all of the several inputs have to be "1" to drive the output of the inverter to a "0", the inverter may be considered an inverting AND (or NAND) gate when more than one input is present. The basic inverter is shown in the logic diagrams as an arrow into either a circle or a square (Figure 1). Both symbols represent the same electronic circuit and have the same logic interpretation. In a logic sequence of inverters, circle and square symbols are usually alternated as an aid in tracing signals, e.g., a "1" output from a square symbol implies a "1" output from subsequent squares in the logic chain.



Figure 1. Inverter Symbols

Certain card types employ variations of the standard inverter building block. These differences are indicated in the logic diagrams by a dot or a cross in the circle or square (Figure 2). Both the chassis tabs containing the card in question and the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700) contain electronic schematics of these special variations.




Figure 2. Special Inverters

Acceptable conventions for showing multiple inputs and outputs are given in Figure 3. Note that the output of inverter A is "0" only if inputs X, Y, and Z are all "1". The multiple outputs are identical.



Figure 3. Multiple Inputs/Outputs

Acceptable conventions for showing inverter networks are illustrated in Figure 4. As a general rule, circle inverters alternate with square inverters wherever possible. Because multiple outputs are identical, only one arrow is shown in cases where an inverter (A) serves as the single input to several succeeding inverters. In more complex inverter networks, multiple arrows are used (B to C and D; in this case because B is not the only input to C or D).




Figure 4. Inverter Networks

## Test Points

A test point has no logic function, but is shown in the logic diagrams as a triangle (Figure 5). They are numbered from 1 to 6.



Figure 5. Test Point Symbols

<sup>\*</sup>Registered trademark of Control Data Corporation

## Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states--designated as Set and Clear--and is composed of two inverters (Figure 6). The flip-flop is said to be set when the set output (B) is a "1", and clear when it is a "0". Note that the input (A) must be "0" to set the flip-flop and (C) must be "0" to clear it.




Figure 6. Flip-Flop Symbol

Logic signals are transmitted from one module to another by means of a line driver. Modules on the same chassis are connected with twisted pair lines, and those on separate chassis are connected by coaxial cable.

## Twisted Pair Drivers

The twisted pair driver is represented by the standard square or circle. The output of the square or circle, however, is connected to a pin of the module in question and wired from there to a pin on another module (Figure 7). The ground wire of the pair is wired to the connector ground bus of each module. The pins are represented by small circles and are numbered from 1 to 28 (Pins 29 and 30 are ground and +6 volts, respectively, and generally are not shown in logic diagrams). The module location is shown above the card, and the module type is denoted in the upper right corner.




Figure 7. Twisted Pair Line Driver

## Coaxial Cable Drivers

The coaxial cable driver is a 25 nsec pulse circuit, and is represented as shown in Figure 8. The pins used are represented by a small double circle.




Figure 8. Coaxial Cable Driver

# PERIPHERAL AND CONTROL PROCESSORS

# CONTENTS

Page	Title	Page	Title	
	Peripheral and Control Processors, Introduction	37	A Adder	
1	Overall Block Diagram	39	A Register Gates	
2	Equation Lists	41	B Gates	
3	Detail Block Diagram	43	Q Adder Block Diagram	
4	Timing, Master Clock	45	Q Adder	
5	Central Processor Master Clock (Chassis 1), Serials 1-7	47	Q and H Register Gates	
6.1	Central Processor Master Clock (Chassis 1), Serials 8 and up	49	H Gates	
6.2	Barrel, A Register, P Register, Q Register	50	Shift Network	
7	A, P, Q Typical Barrel Paths	51	Shift Network, 18-Bit	
8	K Register	52	Communication with Central Memory and Central	
9	${f K_O}$ Barrel and Slot Paths, and Typical Translations		Processor, Central Program Monitor, Exchange Jump	
10	Slot	53	Central Read Control	
11	Barrel Timing	54	Central Read	
13	Barrel Map	55	Central Read Pyramid	
14	Storage Sequence Control, Memory	56	Central Write	
15	Storage Sequence Control	57	Central Write Pyramid	
17	Storage Sequence Control Timing	58	Input/Output, Master Clear, Disconnect (75),	
18	Memory Cycle Path		Function (76 or 77), Activate (74)	
19	Typical Memory Cycle Path	<b>5</b> 9	Input/Output Paths	
21	$P \rightarrow G, Q \rightarrow G$	60	Data Input Sequence, Status Request	
22	K Register		Data Output Sequence.	
23	K Translations, General	61	Dead Start	
25	Adv. K	62	Dead Start, Load, Sweep, Dump	
27	K → K Gate	63	712, 732, 505 → K (Dead Start)	
29	Clr. K2, Set K6	65	Set Q, Dead Start	
31	Set $K = 340$ , $F \rightarrow K$ Gates	67	Dead Start Controller	
33	P Register Gates		t	
35	A Adder, Overall Block Diagram			
36	A Adder			

## PERIPHERAL AND CONTROL PROCESSORS

## INTRODUCTION

The CONTROL DATA 6601 Central Computer consists of ten peripheral and control processors, a central processor, central memory, and peripheral equipment controllers. Each peripheral and control processor is an independent computer with 4096 words of core storage and a repertoire of 64 instructions. The peripheral and control processors share access to central memory and to 12 bi-directional input-output channels.

The ten peripheral and control processors are combined in a multiplexing arrangement which allows them to share common hardware for arithmetic, logical, I/O, and other operations without sacrificing speed or independence. This multiplexing arrangement consists of the barrel, the slot, and common paths to storage and I/O channels.

The barrel is a matrix of FFs used to hold the quantities in the operating registers of the ten processors and to give each a turn to use the execution hardware in the slot (adders, shift network, etc.). The quantities in the barrel are shifted from slot output to slot input. Each time a processor's data enters the slot, a portion of the instruction is executed. A trip around the barrel requires 1000 nsec (one major cycle), of which each processor's data spends 900 nsec in the barrel and 100 nsec in the slot, Each processor has its own independent 4096 word memory which may be referenced once each major cycle (once each trip around the barrel).

The peripheral and control processors read data from input devices, perform preliminary arithmetic and logical operations, send data and programs to central memory, assign tasks to the central processor, read central processor results from central memory, and send results to external storage (magnetic tape, disc file, etc.) or to output devices (line printer, display console, etc.).


Characteristics of the peripheral and control processors are:

- -- 4096 word magnetic core storage (12-bits)
  Random access, coincident current
  Major cycle 1000 ns
  Minor cycle 100 ns
- -- 12 bi-directional input-output channels All channels available to all processors Maximum transfer rate per channel - one word/major cycle.
- -- Real-time clock (period 4096 major cycles)
- -- Instructions
   Arithmetic
   Logical
   Input-output
   Central memory read/write
   Exchange jump
- -- Average instruction execution time two major cycles
- -- Indirect addressing
- -- Indexed addressing

Pub. No. 60119300

Rev. C

Peripheral and Control Processors




## **EQUATION LISTS**

#### P Register and P Incrementer K Register Pincr. → P=Q→P 2XX+(70X. clock select)+(70X. full)+(72X. active. empty)+(74X K → K = Q Adder + P=011+022+(64X. active)+(65X. inactive)+(66X. full)+(67X. empty)+ inactive)+(75X.active)+(76X.inactive)+3XX+4X1+5X2+011+022 $(03+(04. A=0)+(05. A=\overline{0})+(06. A pos)+(07. A neg)).(K=00X)$ +64X+65X+66X+67X+713+733+604+(624) (central busy)+(77X (K=00X). (26+60)+5X5+(26. central busy. K=00X)+021+5XX+2XX+64X+65X+66X+67X+713+733+(637.central busy)+(617.Q#0.central 340 → K = 35X + 36X + 37X + 451 + 461 + 471 + 552 + 562 + 572 $\overline{\mathrm{busy}}.\,\overline{\mathrm{C}}^{\,5}) + 613.\,\overline{\mathrm{C}}^{\,4}.\,\mathrm{C}^{\,5} + 614.\,\overline{\mathrm{C}}^{\,3} + 615.\,\overline{\mathrm{C}}^{\,2} + 616.\,\overline{\mathrm{C}}^{\,1} + 633.\,\overline{\mathrm{D}}^{\,1} + 634.\,\overline{\mathrm{D}}^{\,2} + 635.\,\overline{\mathrm{D}}^{\,3} + 634.\,\overline{\mathrm{D}}^{\,2} + 634.\,$ F - K = 01+02+20+21+22+23+3X+4X+5X+(F $^5$ , $\overline{60}$ )+(60, central $\overline{busv}$ $\overline{C}^5$ ( $\overline{C}^1$ ) 636, $\overline{D}^4$ +712, full +(732, empty, active)+(77X mactive)+central $\overline{busy}$ , $\overline{C}^5$ . C2+C3+C4)) $(\bar{C}^1 + \bar{C}^2 + \bar{C}^3 + \bar{C}^4)$ . (K=00X). (F=60) 712 → K = load. dead start (clock=7777) 612, central $\frac{1}{2}$ busy. $\overline{C}^5$ , $(\overline{C}^1 + \overline{C}^2 + \overline{C}^3 + \overline{C}^4) + 632 + 711 + 731 + 733 + 713$ Fd → P = 732 → K = dump. dead start. (clock=7777) Zero + P = dead start. (clock= 7777) 505 → K = sweep, dead start. (clock= 7777) Adv K = 010 + 020 + 610 + 630 + 021 + 5X1 + 4X0 + 5X0 + 632 + 711 + 731 +A Register and A Adder ( (712+732). inactive)+611+631+710+730+((01+02+5X), d=0, K=00X)+ $(600,\mathbb{C}^5\ \widetilde{\mathbb{C}}^4) + (601\ \widetilde{\mathbb{C}}^3) + (602,\widetilde{\mathbb{C}}^2) + (603,\widetilde{\mathbb{C}}^1) + (613,\widetilde{\mathbb{C}}^4\ \mathbb{C}^5) + (614\ \widetilde{\mathbb{C}}^3) + (613,\widetilde{\mathbb{C}}^4) + (613,\widetilde{\mathbb{C$ $10000_8$ + A = dead start, (clock=7777) $\times$ A = 27 (K=00X) $(615,\overline{C}^2) + (616,\overline{C}^1) + (620,\overline{D}^1) + (621-\overline{D}^2) + (622,\overline{D}^3) + (623,\overline{D}^4) +$ $(633,\,\widetilde{D}^1)+(634,\,\widetilde{D}^2)+(635,\,\widetilde{D}^3)+(636,\,\widetilde{D}^4)+(712\,\,\operatorname{full},\,A=1)+(732\,\,\operatorname{$ $\mathbf{Fd} \triangleq \mathbf{A} = 37\mathbf{X} + 471 + 572 + 36\mathbf{X} + 461 + 562$ empty. A=1)+(612, central $\overline{\rm busy}$ $\overline{\rm C}^5$ $(\overline{\rm C}^1+\overline{\rm C}^2+\overline{\rm C}^3+\overline{\rm C}^4)$ ) $A = \overline{14X + 15X + 20X + 27X + 30X + 36X + 37X + 401 + 461 + 471 + 502 + 562 + 572 + 70X}$ Clr K<sup>2</sup> 617. Q=0+617. central $\overline{\text{busy}}$ $\overline{\text{C}}^5$ . R \* A = 70% Q=0+637, central busy Set $\kappa^6$ $+1 \rightarrow B_L = 36X+461+562+(637, central \overline{busy})+614, \overline{C}^3$ 617. Q=0+637. central busy Q=0 $-1 \Rightarrow B_L = 712$ , full + 37X+471+572+(732, active, empty) $+d = B_L = 10 + 12 + 14 + 16 + 20X + 21X + 22X + 31X + 35X + 411 + 451 + 552 + 30X + 401 + 502$ $-d \rightarrow B_L = 11+13+15+17+23X+33X+431+532+32X+421+522$ +F $\stackrel{\sim}{+}$ B<sub>M</sub>= 20\+21\x+22\x+30\x+31\x+35\x+401+411+451+502+512+552 -F \* B<sub>M</sub>= 23X+33X+431+532+32X+421+522 $00 \rightarrow B_{\overline{M}} = 10+12+14+16+36X+461+562+(614, \overline{C}^3)+(637, central \overline{busy})$ A Adder Control $16 + (614, \overline{C}^3) + (637, central \ \overline{busv})$ Add = $10 \cdot 11 \cdot 12 + 13 + 22 \times +23 \times +33 \times +431 +532$ $+Q_L \Rightarrow B_U = 20X+21X+22X$ $-Q_L \Rightarrow B_U = 23X$ Selective = 11+12+13+22X+23X+33X+431+532Logical Prod. = 12+13+22X Shift = 10 Q Adder Controls $Q_L \rightarrow Q \text{ Adder} = \overline{010+020+4X0+5X0+630+64X+65X+66X+67X+610+K=00X}$ Q Register and Q Adder P $\rightarrow$ Q Adder = (03 +04 +05, +06 +07 ) (K=00X) +1 $\rightarrow$ H<sub>L</sub> : H<sub>I</sub> = 0.22 (60X, C<sup>5</sup>, $\overline{C}^4$ K=XX0)+(601, $\overline{C}^3$ )+602, $\overline{C}^2$ +603, $\overline{C}^1$ +620, $\overline{D}^1$ + 000 000 00X XXX $\Rightarrow$ Q = dead start (clock=7777) = dead start (clock=7777) $621 \ \overline{D}^2 + 622 \cdot \overline{D}^3 + 623 \cdot \overline{D}^4$ Minor cycle 8+9+4+5 $\mathbf{d} \triangleq \mathbf{1} \mathbf{I}_{L} = 00 \times (010 + 020 + 021 + 011 + 4 \times 0 + 5 \times 0 + 5 \times 1 + 2 \times 3 + 64 \times + 65 \times + 66 \times + 67 \times + 66 \times 1 + 66 \times$ $1 \rightarrow Q^2$ = dead start (clock=7777) Minor evele 6+7+8+9 $\mathbf{F} \stackrel{\rightarrow}{\rightarrow} \Pi_{\xi} = 011 + 021 + 5 \times 1 + 2 \times \times + 010 + 020 + 610 + 630 + 64 \times + 65 \times + 66 \times + 67 \times + 4 \times 0 + 60 \times + 60$ $1 \rightarrow Q^3$ = dead start (clock= 7777) 550 $\begin{array}{c} -1 \stackrel{+}{\to} H_{L} = \underbrace{615, \overline{C}^2 + 635, \overline{D}^3}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.7), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}^{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}^{\text{--}(0.03 + 0.04 + 0.06 + 0.07), d}_{\text{--}(0.03 + 0.04 + 0.05 + 0.06 + 0.07), d}^{\text{--}(0.03 + 0.04 + 0.04 + 0.06 + 0.07), d}_{\text{--}(0.03 + 0.04 + 0$ Minor evels 0+1 $1 - Q^0$ = dead start (clock=7777) Minor cycle 1:3+5+7+9 Q Adder + Q = t nconditional G Register $P \xrightarrow{\sim} G = (Q \xrightarrow{\sim} G) \cdot (713 + 733 + 710 + 730 + 611 + 631)$


 $\mathbf{Q} \triangleq \mathbf{G} = 010 + 020 + 022 + 4 \times \mathbf{X} + 610 + 630 + 60 \times + 62 \times + 3 \times 0 + 5 \times 0 + 5 \times 2$ 

Peripheral and Control Processors Pub. No. 60119300 Rev. K Page 2




## TIMING


Timing in the 6600 is controlled by a four-phase master clock located on the peripheral and control processor chassis (chassis 1). Four 25 nsec pulses are issued each minor cycle to control movement of data and instructions. A storage sequence control system, timed by the four-phase clock, controls storage references and defines the ten peripheral and control processors.



## MASTER CLOCK

The master clock oscillator consists of a TD module and a TI module. To form the 25 usec clock pulses, a pulse from the TD is ANDed with a similar pulse which has been delayed and inverted by the TI. The result is a series of pulses (primary clock) which are fanned out through TC modules to be used as timing control. In addition to forming the clock pulses on chassis 1, the master clock sends pulses to chassis 5 and from there to all the other chassis. On each chassis, the incoming clock pulses are used to form a clock system similar to chassis 1. The clocks on all chassis are synchronized so that time 00 on any chassis is the same as time 00 on any other chassis.





NOTES:

1.TURN TO PAGE 5 FOR COMPLETE CLOCK FAN-OUT ON CHASSIS 1.

THIS SHEET IS IDENTICAL TO 6601/04/13/14 CENTRAL PROCESSOR CLOCK, P. 4 I

CONTROL DATA PERIPHERAL AND CONTROL PROCESSOR MASTER CLOCK CHASSIS I, SERIALS 8-UP 6601/04/13/14 812E DRAWINS NO. C 60119300 COMPUTER DIVISION

3HEET 266

## BARREL

The barrel contains the A, P, Q, and K registers for each of the ten processors. The functions of these four registers in the barrel are:

A (18 bits)	A holds one operand for add, shift, logical and selective operations. The 18-bit quantity in A may be an arithmetic operand, central memory address, or an I/O function or data word.

- P (12 bits) P is the program address register. (P) is also used as a data address in certain I/O and central instructions.
- Q (12 bits) Q holds the d portion of instructions or may hold a data word when d is an address.
- K (9 bits)

  K holds the F portion of an instruction word and the trip count (the number of times an instruction has been around the barrel).

## A REGISTER

The A register in the barrel receives the result of add, shift, logical or selective operations in the slot. This quantity may be stored, returned to the slot unaltered or used to condition other operations. A is always tested to determine its sign and whether it is zero, non-zero, or one. The result of these tests may be used to condition jump or other instructions. The quantity in A may be a full 18-bit central address or a 12-bit peripheral word (in which case the upper 6 bits will be zero).

The connections to A in the barrel are:

## Outputs

- $A \rightarrow M$  (A) may be sent as a data or function word on one of the I/O channels.
- A Central Address Register (A) is the central memory address in central read and write and exchange jump instructions.

Peripheral and Control Processors

- $A \rightarrow Y$  For a store instruction, (A) is sent to Y and then to storage.
- A → Translation Networks

## <u>Inputs</u>

- X + A The content of the central program address register is sent to the peripheral X register every minor cycle. A 27 instruction sends (X) to A and enables a peripheral and control processor to monitor the progress of the central program.
- $R \rightarrow A$  An input to A instruction gates a word from an I/O channel into A.
- Fd  $\rightarrow$  A A data word from storage is entered into A by the Fd  $\rightarrow$  A path.
- $A \rightarrow A$  When the quantity in A is to be returned to the slot unaltered, the  $A \rightarrow A$  gate is enabled.


## P REGISTER

P holds the program address and is not changed in the barrel (except by Dead Start). (P) is sent to a storage unit from stage 6 in the barrel. This allows time to read a word from storage and make it available at slot time. (P) is sent to the G register which feeds all ten storage address or S registers. When a jump is called for, P is sent to Q from barrel stage 12. Q is then altered by the Q adder in the slot and the new address returned to P at the first stage of the barrel.

## Q REGISTER

Q holds the d portion of an instruction and has several outputs to translation networks which make channel selections for I/O instructions. When d is an address, (Q) is sent from the slot to P in the barrel and the word obtained from that address is entered into Q in the slot. When a jump is called for, the quantity in Q is added to or subtracted from (P) in the Q adder and the result sent to P. When an instruction calls for an 18-bit operand, the lower six bits of Q are sent to the upper six bits of A to form the 18-bit quantity dm.


Pub. No. 60119300 Rev. M Page 6:2



## K REGISTER


K holds the F portion of an instruction word and a 3-bit trip count which sequences the execution of an instruction. K is translated at two different times during a trip around the barrel; first, to determine if a storage reference is needed, and second, to provide the proper commands at the slot. During the barrel trip in which a new instruction is being read from storage, a translation of K = 00X enables

translations from Fd in the storage cycle path to be used in place of K translations. This eliminates the need for a separate "Read Next Instruction" trip through the barrel and allows certain instructions to be read from storage and executed all in one trip. The K = 00X translation arises from the fact that K is cleared at the end of each instruction.



The slot contains the execution hardware for A, P, Q, and K. Each processor is allowed one minor cycle in the slot every major cycle. Included in the slot are:

- A Adder
  Shift Network
  Logical Circuits
  Selective Circuits
- P Incrementor Inputs from P or Q in the barrel





- Q Adder Input Path from Fd
- K 3-bit Trip Counter Input from F K = 340 Gate

As A, P, Q, and K enter the slot, K translations (started earlier in the barrel) become available and a portion (or all) of an instruction is executed. The results are gated back into the barrel to be stored, used again, or sent to I/O equipment.

Peripheral and Control Processors

Pub. No. 60119300 Rev. C Page 10





# STORAGE SEQUENCE CONTROL

Timing for memory references is controlled by the Storage Sequence Control, which is a timing chain of FFs gated by clock pulses. As a "l" passes down the chain, each FF is set for one minor cycle during which it issues commands to the storage logic. This chain reinitiates itself after each cycle and runs continuously. One memory reference is initiated each minor cycle. The Storage Sequence Control overlaps the references as shown in the typical stage "a".

The stages of storage sequence control are numbered according to the processor for which they initiate a memory reference. The commands issued by the first half of a typical stage are:

G → S, Storage a Clear Z, Storage a + 1 Set Z, Storage a + 5 Enable Sense, Storage a + 7

The second half of state "a" issues the commands:

Read, a Write, a + 5 Stop Read, a + 6 Stop Write, a + 1

These commands and other signals from storage sequence control

define and separate the peripheral and control processors.

The reset circuit which reinitiates storage sequence control senses whether stages 0-8 are set; if not, stage 0 is reinitiated just after stage 9 has issued its commands.

A memory reference is initiated from stage 6 in the barrel, so that information from memory is available at slot time. Thus, a memory reference for processor 0 (storage 0) is initiated while processor 5 is in the slot.


## MEMORY


Each of the ten peripheral and control processors has its own independent core-storage unit with a capacity of 4096 12-bit words. Each has its own address register (S), sense amplifiers, and restoration register (Z). However, the ten storage units share a common memory cycle path and common paths to and from the barrel.

Each peripheral and control processor makes one memory reference each major cycle. When no memory reference is called for by the current instruction, address 0000 is read and restored.

Peripheral and Control Processors

Pub. No. 60119300 Rev. C Page 14





CONTROL DATA CORPORATION

PERIPHERAL AND CONTROL
PROCESSOR
STORAGE SEQUENCE
CONTROL TIMING

## MEMORY CYCLE PATH


The common memory cycle path used by all processors receives data from the memories via the sense merge. Inputs to the sense merge from the sense amplifiers are a logical "1" (0.2v) when sense is not enabled. When a processor's sense amplifiers are enabled, the outputs of the PS modules are allowed to go to +1.2v for a sensed "0". If the core switches, the sense amplifier output goes to +0.2v "1". The AND combination of logical "1's" from unselected processors, even or odd sense enable, and "1" bits from the selected processor's sense amplifiers sets the word from memory into the Fd register in the memory cycle path.


The memory cycle path sends information to the barrel, I/O channels, translators and central write pyramid and receives information from the barrel, central read pyramid, and I/O channels. Outputs from Fd in the memory cycle path are translated and used to form commands when K = 00X (read next instruction trip).

Information in the memory-cycle path (either the read word or a new word) is fanned out from the Y register to the ten Z registers. The set Z signal from storage sequence control gates the complement of the word to be stored into the proper Z register.

Peripheral and Control Processors

Pub. No. 60119300 Rev. C Page 18





CONTROL DATA	PERIPHERAL AND CONTROL	6601/04
<u> </u>	PROCESSOR	C 60119300 BT
COMPUTER DIVISION	0, \( \)	14 21


## K REGISTER


K in the slot consists of a 3-bit trip counter for the lower three bits and a fan-in for the upper six bits. The advance K signal to the trip counter is enabled by instruction translations. For some instructions, the advance K signal is controlled by signals which indicate status, i.e., the 5X0 trip is skipped by all 5X instructions if d=0, and when K=732, K is advanced only if the I/O channel is empty and active and A=1.


The three-bit trip count controls the sequence of operations for each instruction and is sometimes changed by gates other than the trip counter. For instance, for a central write instruction (63), K is changed from 637

to 633 to repeat the sequence of commands and send another word. When a 63 instruction is completed, K is changed from 637 to 733 to finalize the instruction and obtain the next instruction from storage.

The fan-in to the upper six bits of K allows the instruction code F to be entered into K from storage. The K  $\rightarrow$  K path allows another trip around the barrel for the present instruction. The path K = 340 is used by replace instructions which automatically use the store instruction 34 to accomplish the store portion of the replace instructions.








CONTROL DATA
CORPORATION

COMPUTER DIVISION

COMPUTER DIVISION

TITLE
PERIPHERAL AND CONTROL
PROCESSOR
K -> K GATE



CONTROL DATA


PERIPHERAL AND CONTROL
PROCESSOR

COMPUTER DIVISION

CLR K2, SET K6


PRODUCT
6601


SIZE DEMANDS NO
601 19300



CONTROL DATA CORPORATION

PERIPHERAL AND CONTROL
PROCESSOR
SET K=340,F -> K GATES





# A ADDER

The A adder is used to execute add, subtract, selective clear, logical product, and logical difference instructions. Parts of the A adder are also used to enter a word into the shift network and gate the result back to the barrel. The quantity in A in the barrel is always complemented when it enters the slot. When no operation on A is called for, (A) is complemented, enters the A adder, is added to zero, and the result is recomplemented at the output. The Add gate on the QD modules is always enabled except when Selective Clear, Logical Product, or Shift commands are enabled.

# Add

For an add instruction (A) is complemented and entered into the A input register. The second operand is also complemented and entered into the B input register. The two quantities in the input registers, taken as positive, are added and the sum is re-complemented as it is gated out of the QD modules to the barrel.

# Subtract

For subtract instructions, the minuend, (A) is complemented as it enters the adder. The subtrahend is entered into B without being complemented and the two quantities are added as in an add instruction.

# Selective Clear

For selective clear, the complement of A and the true value of d are entered into the adder and both the selective and the logical product gates are enabled.


# Logical Product


For logical product instructions, both A and d (or dm) are complemented before entering the adder and both the logical product and the selective gates are enabled.

# Logical Difference


For logical difference instructions, the complement of A and the true value of the second operand enter the adder and only the selective gate is enabled.


> Peripheral and Control Processors








CONTROL DATA CORPORATION

PERIPHERAL AND CONTROL PROCESSOR A REGISTER GATES 









CONTROL OATA
CORPORATION

COMPUTER DIVISION

COMPUT

49

# SHIFT NETWORK

The shift instruction (10) provides for shifting the number in A up to 31 places left or right. Left shift is circular with the high order bits re-entering A at the low-order end. Right shift is end-off with low-order bits discarded as they shift out of the A register and with no sign extention. Thus, a left shift of 18 is equivalent to no shift, and a right shift of 18 clears the A register.


The shift network is a static network. The content of A enters the register at time IV, each bit follows a path established by static translations of the 6-bit shift count in d, and the result re-enters A in the barrel at the next time IV. The input to the shift network comes from the A input register in the A adder (the content of that register, which is the complement of A, is re-complemented before entering the shift register). The output of

the shift network is gated back to the barrel by way of the output modules (QD) of the A adder. Note that the quantity in A is always shifted but the result is gated to the barrel only when the current instruction is a shift.

If d is positive  $(00-37_8)$  the shift is left and the shift count is the content of d. If d is negative  $(40-77_8)$  the shift is right and the shift count is the complement of the number in d.

At the first stage of the shift network,  $\rm d_4$  and  $\rm d_5$  are tested to determine whether the shift is greater or less than 16 and whether it is right or left. If the shift is 16 or greater, a shift of 16 is made at this point and the result then enters the rest of the shift network.

Bits  $\mathbf{d_0^{-d}_3}$  are tested with  $\mathbf{d_5}$  to set up paths through the rest of the network.



# COMMUNICATION WITH CENTRAL MEMORY AND CENTRAL PROCESSOR

The peripheral and control processors may communicate with the central processor and central memory in several ways. They may read the central processor's program address, tell the central processor to jump to given central memory address for its next instruction, or read from or write into central memory.

# CENTRAL PROGRAM MONITOR

The 18-bit central processor program address is sent to the central program monitor register on chassis 1 every minor cycle. A Read Program Address instruction (27) sends the central address to the A register. Thus the progress of a central program may be monitored by any peripheral and control processor.


Exchange Jump, Central Read, and Central Write instructions all use the content of A as a central memory address. (A) is unconditionally sent to address control in the central processor every minor cycle. This quantity is recognized and used as a central memory address only if accompanied by a Central Read, Central Write, or Exchange Jump signal.

The Central Busy FF indicates when a reference to central is in progress. A central Busy condition prevents initiating a central reference until one in progress is completed.

#### EXCHANGE JUMP

An exchange jump instruction is used to command the central processor to stop the program it is executing and go to a central memory location specified by the instruction. An exchange jump may be issued by any peripheral and control processor so long as the Central Busy FF is clear. The instruction sends an Exchange Jump signal to the central processor and sets the Central Busy FF. The Exchange Jump signal tells the central processor to recognize the 18-bit address sent from the peripheral processor and to perform an exchange jump. After the central processor has performed the exchange jump and started a new program it sends a Resume signal which clears the Central Busy FF to allow another central reference. If a peripheral and control processor tries to issue an Exchange Jump instruction while the Central Busy FF is set, the processor must wait until the previous central reference is completed and the Central Busy FF is cleared.

Peripheral and Control Processors




#### CENTRAL READ

The Central Read instruction allows a peripheral and control processor to obtain one word (60-bits) or a block of words from Central Memory. The instruction sends a Central Read signal to central address control enabling it to use the 18 bit quantity from A as a central memory address. At the same time, the Central Busy FF is set to inhibit other references to central until the read word is received. When a 60-bit word is sent by central to the Central Read Pyramid, it is accompanied by two control signals; Read Resume which clears the Central Busy FF and a signal which sets the  $C^5$  Full FF. Each rank of the Central Read Pyramid  $C^1$ - $C^5$  has an associated Full/Empty FF used to control the flow of data through the pyramid. C<sup>5</sup> Full and C<sup>4</sup> Empty enables the processor doing the read instruction to send the upper 12 bits of C<sup>5</sup> to memory and the lower 48 bits to C4. Subsequent steps in the Central Read instruction step the central word down through the pyramid and store the rest of the central word as 12-bit peripheral words. Each step in this storage procedure 1: . \*

requires that the next lower rank in the pyramid be empty before a transfer is made. No Central Read instruction may be issued until the C<sup>5</sup> Full FF and Central Busy FF are clear. However, as many as four central memory words, in different stages of disassembly, may be in the Central Read Pyramid at one time. A read instruction for which the proper full and empty conditions are not met must wait until previous instructions progress further and conditions are met.

A 60 instruction reads only one central memory word and stores it as five peripheral words. A 61 instruction reads a block of words specified by (d). In either instruction the first central memory address is specified by (A). For a 60 instruction, d specifies the peripheral address at which the upper 12 bits of the peripheral word are stored; the next lower 12 bits go to d + 1, etc. For a 61 instruction, (d) gives the number of central words to be read and m is the address for the upper 12 bits of the first central word.

Peripheral and Control Processors




# CENTRAL WRITE

Central Write instructions send one 60-bit word or a block of 60-bit words to Central Memory. Each 60-bit word sent to Central Memory is assembled in the Central Write Pyramid from five 12-bit peripheral words. A Central Write instruction assembles a 60-bit word and sends the word and a Central Write signal to central address control and sets the Central Busy FF. The Central Write signal enables central address control to accept the 60-bit word and store it at the

address specified by (A). When the word has been stored, an accept signal is sent back to clear the Central Busy FF. Up to four Central Write instructions may be in progress at one time with portions of four different words in  $D^1-D^4$ .  $D^5$  is an output network only and cannot store a word. The first 12-bit word goes to  $D^1$  and will be the upper 12 bits of the 60-bit word. When a second 12-bit word goes to  $D^2$ ,  $D^1$  is also sent to  $D^2$ . When the fifth word goes to  $D^5$ , the 48 bits in  $D^4$  are also sent to  $D^5$  and the 60-bit word is sent to central.

Peripheral and Control Processors



# INPUT/OUTPUT

Each of the 12 independent data channels can handle 12-bit words at a maximum rate of one word every major cycle (equivalent to a 1 megacycle rate). Each channel has an Active/Inactive FF and a Full/Empty FF which indicate channel status to the processors. Any channel may be used by any processor, but the external equipment assigned to a channel is wired in and may be assigned to another channel only by changing cable connections.

The lines of a data channel are:

Input	Output
Data or Status Reply (12 bits) Active Inactive (Disconnect) Full Empty	Data or Function word (12 bits) Active Inactive Full Empty
- ·	MC

In addition, two clock signals are available to external equipment: a 1 mc clock and a 10 mc clock. The clock pulses are 25 nsec wide, as are all data and control signals (except master clear). Controllers for each external equipment (or group) perform the conversion between the 6600 pulse signals and the signals required by I/O devices.

A data channel may be used for communication between processors if it is selected for input by one processor and for output by another. The status of data channels may be sensed by instructions 64-67: jump to m if channel d active, etc.

# MASTER CLEAR

A Master Clear (MC) signal is generated only by the Dead Start circuit. MC removes all equipment selections (except Dead Start) and sets all channels to the Active and Empty condition (ready for input). MC is a

1 usec pulse which is repeated every 4096 usec while the Dead Start switch is on.

#### DISCONNECT (75)

A disconnect instruction clears the channel Active FF if it is set and sends an inactive pulse to the equipment on that channel. If a disconnect instruction is given for a channel which is already inactive, the processor which issued the disconnect will "hang up" and will not be able to continue until the channel is activated by another processor (or by MC).


#### FUNCTION (76 or 77)

A function instruction sends a 12-bit function code (from A or Fd) on the data lines and sends a Function signal. It also sets the Active and Full FFs for the channel but does not send Active and Full pulses. Upon receipt of the function code, the external equipment sends an Inactive (disconnect) signal, clearing the Active FF in the data channel which in turn clears the Full FF. If a Function instruction is given for an active channel, the processor will hang up until the channel is deactivated.

# ACTIVATE (74)

An Activate instruction sends an Active signal on the channel and sets the Active FF if the channel is inactive. If an Activate instruction is given for a channel which is already active, the processor which issued the instruction will "hang up" until the channel is inactivated by another processor or by an Inactive (disconnect) signal from an external equipment on the channel.

Peripheral and Control Processors



# DATA INPUT SEQUENCE

An external device sends data to the processor by way of the controller in the following manner:

- The processor places a function word in the channel register and sets the full flag and the channel active flag. Coincidently, it sends the word and a function signal to all controllers. The function signal tells all controllers to sample the word and identifies the word as a function code rather than a data word. The code selects a controller and a mode of operation. Non-selected controllers clear, leaving only the selected one turned on.
- The controller sends an inactive signal to the processor indicating acceptance of the function code. The signal drops the channel active flag which in turn drops the full flag and clears the channel register.
- 3 The processor sets the channel active flag and sends an active signal to the controller which signals the device to start sending data.
- The device reads a word and then sends the word to the channel register with a full signal which sets the channel full flag.
- 5 The processor stores the word, drops the full flag, and returns an empty signal indicating acceptance of the word. The device clears its data register and prepares to send the next word.
- 6 Steps 4 and 5 repeat for each word transferred.
- 7 At the end of the transfer, the controller clears its active condition and sends an inactive signal to the processor to indicate end of data. The signal clears the channel active flag to disconnect the controller and the processor from the channel.
- As an alternative, the processor may choose to disconnect from the channel before the device has sent all of its data. The processor does this by dropping the active flag and sending an inactive signal to the controller which immediately clears its active condition and sends no more data, although the device may continue to the end of its data record or cycle (e.g., a magnetic tape unit would continue to end of record and stop in the record gap).

# STATUS REQUEST

A status request is a special one word data input transfer in which an external device indicates a ready or error condition to a processor.

The processor places a function word in the channel register and sets the full flag and the channel active flag. Coincidently, it sends the word and a function signal to all controllers. The function signal tells all controllers to sample the word and defines the word as a function code rather than a data word. The code selects a controller and places it in status mode. Non-selected controllers clear, leaving only the selected one turned on


- The controller sends an inactive signal to the processor indicating acceptance of the status function code. The signal drops the channel active flag which in turn drops the full flag and clears the channel register.
- 3 The processor sets the channel active flag and sends an active signal to the controller which signals the device to send the status word.
- The controller sends the status word to the channel register with a full signal which sets the channel full flag.
- 5 The processor stores the word, drops the full flag, and returns an empty signal indicating acceptance of the word.
- The processor drops the channel active flag to disconnect the channel and sends an inactive signal to the controller to disconnect it.

# DATA OUTPUT SEQUENCE

The processor sends data to an external device in the following manner:

- The processor places a function word in the channel register and sets the full flag and the channel active flag. Coincidently, it sends the word and a function signal to all devices. The function signal tells all controllers to sample the word and identifies the word as a function code rather than a data word. The code selects a controller and a mode of operation. Non-selected controllers clear, leaving only the selected one turned on.
- The controller sends an inactive signal to the processor, indicating acceptance of the function code. The signal drops the channel active flag which in turn drops the full flag and clears the channel register.
- The processor sets the channel active flag and sends an active signal to the controller which signals the device that data flow is starting.
- 4 The processor places a data word in the channel register and sets the full flag. Coincidently, it sends the word and a full signal to the controller.
- 5 The controller accepts the word and sends an empty signal to the processor where it clears the channel register and drops the full flag.
- Steps 4 and 5 repeat for each processor word.
- After the last word is transferred and acknowledged by the controller empty signal, the processor drops the channel active signal to the controller to turn it off.

Peripheral and Control Processors



# DEAD START

Dead Start is a system used to initially start the computer, dump the contents of the peripheral and control processor memories to a printer or other output device, or sweep memory without executing instructions.

The Dead Start panel contains a 12x12 matrix of toggle switches, a Sweep-Load-Dump switch and a Dead Start switch. It also contains memory margin switches which are used for maintenance checks.

# LOAD

To initially load programs and date, the Sweep-Load-Dump switch is put in the Load position. The matrix of toggle switches is set to a 12-word program (up = "1", down = "0"). When the Dead Start switch is turned on, a 1 usec Dead Start pulse:

- 1 Assigns to each peripheral and control processor the corresponding I/O channel.
- 2 Sets all channels to Active and Empty
- 3 Sets K for all processors to 712 (Input)
- 4 Sends a MC on all channels
- 5 Sets P for all processors to zero. (A is then set to 10000<sub>8</sub> in the barrel)

The Dead Start pulse is repeated every 4096usec while the Dead Start switch is on. To start the machine, the DS switch is normally turned on momentarily, then off. Recycling of the DS pulse is controlled by the Real Time Clock; the pulse is formed by ANDing DS switch in the ON position with 10 bits of Real Time Clock.

When the Dead Start controller on channel 0 receives the MC sent by Dead Start, it sends a Full pulse but no data. When processor 0 receives the Full, it stores the content of the channel 0 input register (All zeros) in location 0000 and sends an Empty pulse to the Dead Start controller. The Dead Start controller then acts like an input device, sending twelve 12-bit words from the switch matrix which processor 0 stores in locations 0001-0014<sub>8</sub>. After the last word, the Dead Start

controller sends a disconnect which causes processor 0 to exit from the 712 instruction. Processor 0 reads location 0000, adds one to its contents and goes to 0001 for its next instruction. It then executes the 12-word (or less) program which normally is a control program to load information and begin operation. The other processors are still set to 712 (waiting to input when their channels become full) and may receive data from processor 0 via their assigned I/O channels.

#### SWEEP

If the DS switch is operated with the Sweep-Load-Dump switch in the Sweep position, all processors are set to a 505 instruction and P registers set to 0000. Since the 50 instruction doesn't require 5 trips around the barrel there is no logic to clear or advance K from 505. The 50X translation of K, causes all processors to sweep through their memories; reading and restoring without executing instructions. This is a maintenance routine and may be used to check the operation of memory logic.


#### DUMP

Dead Start with the Sweep-Load-Dump switch in the Dump position:

- 1 Sets all processors to 732.
- 2 Sends MC on all channels.
- 3 Holds channel 0 Active and Empty.
- 4 Assigns each processor to its corresponding I/O channel.
- 5 Sets all A and P registers to 0.

All processors sense the Empty and Active condition of their assigned channels, output the content of their address 0000, set their I/O channels to Full, and wait for an Empty. All processors advance P by one and reduce A by one (A = 7776<sub>8</sub>). Channel 0, which is assigned to processor 0, is held by Empty by the Dump switch. Processor 0 therefore cycles through the 732 instruction until A = 1 and then goes to memory location 0001 for its next instruction. Processor 0 has sent its entire memory content on channel 0 although no I/O device was selected to receive it. Processor 0 is now free to execute a dump program which must have been previously stored in memory 0 (beginning at location 0001).

Peripheral and Control Processors



CONTROL DATA CORPORATION


PERIPHERAL AND CONTROL
PROCESSOR


PRODUCT
660 I/O 4

SIZE DRAWINS NO.
C 60 I 19 30 0 K

SHEET 35 63

COMPUTER DIVISION 712, 732, 505→K (DEAD START)





# CENTRAL MEMORY (131K) CONTENTS

Page	Title
	Central Memory
1	Address-Data Flow
2	Go Control
3	Go Control, Accept Control
4	Storage Sequence Control
5	Storage Sequence Control
6	-Data Flow
7	Data Flow, Write Control
8	Data Distributor
9	Data Distributor
10	Read Distributor
10.1	Read Distributor, Serials 1-7
11	Read Distributor, Serials 8 and up
12.0	Read Distributor, Chassis 3, 4, 9, 10 (Test Points)
12.1	Read Distributor, Chassis 13, 14, 15, 16 (Test Points)
12.2	Write Distributor
13	Write Distributor, Serials 1-7
14.0	Write Distributor, Chassis 3, 4, 9, 10 (Test Points)
14.1	Write Distributor, Chassis 13, 14, 15, 16 (Test Points)
14.3	Write Distributor, Serials 8 and Up
15	Storate Cycle Timing

# CENTRAL MEMORY

#### ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it is recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

#### DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank insure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

#### STORAGE

The many banks of storage in CM are evenly distributed on 8 chassis in the computer. There are four banks per chassis.


The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 32 consecutive addresses referencing 32 separate banks may be accepted at 32 consecutive minor cycle intervals and result in a data word flowing to or from CM in 32 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word insure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.

A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word received, and this bank is the one associated with the write address.

A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.

A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.



- 4. TIME FROM MI CM TO RESPONSE TO CM ACCEPT IS 200 ASEC
- c. MI STORED IN M4 AT ISSUE TIME AND MOVES TO M2 IN TIME SEQUENCE.
- b. ACCEPT VOIDS RE-ISSUE OF ADDRESS FROM HOPPER.

CONTROL DATA CORPORATION COMPUTER DIVISION

CENTRAL MEMORY ADDRESS - DATA FLOW

6601 60119300 38

# GO CONTROL (131K)

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

- Recognize an address from the stunt box and determine if it is located in an associated bank.
- Sends an accept to the stunt box if the address is valid and the bank is free.
- Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be received back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

#### BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 32 unique codes, one for each bank. The upper three bits select 1 of 8 chassis and the lower two bits 1 of 4 banks on the chassis.


The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.

#### ACCEPT CONTROL

The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.



# STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

#### TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

#### BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i.e., no pulse is travelling down the chain. The read FF, and intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free,

but their set states overlap to signal bank busy when a pulse is in the chain,

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

#### STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time  $75 \pm 5$  nsec)

This is measured on TP5 of the SE module, (see page 8.1). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On(255 nsec + 5 nsec) before Strobe.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.


Read-Off (395 nsec + 5 nsec) after the start of Read

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.

Write (355 nsec  $\pm$  5 nsec)

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. See also page 8.1.

> 6601 Central Memory Pub. No. 60119300 Rev Page 4



# DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.

In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.


# WRITE CONTROL

Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into

the restore circuits.

A write signal from the stunt box enters the write control timing chain at the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.

The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules send the read word to the data distributor.



#### DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange jump or return jump instructions), CP register chassis 7 and 8 ( $\rm X^{0-7}$  registers), or from the PP on chassis 1.

Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

# STORAGE CYCLE TIMING

# Inhibit On and Off


The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on


pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

All of the preceding times are measured from the first crossing of the half amplitude point of the waveform. It is necessary that Change Order 14965 (6600) or 15349 (6400 and 6500) are installed prior to making any of the timing adjustments.

Use the SC module (test points 6, 4, 1, 3 for banks 0, 1, 2, 3) for the trigger source. It may not be possible to obtain a 395 nsec duration pulse for the read using the 180" wire called out in Change Order 14965 (6600 only). An additional change order has been written with a retrofit on failure. This change order just clears the read portion of the PU from a later time in the Storage Control Sequence. Change Order 17014 is applicable only to the 6600. The retrofit case changes the 180" wire from pin 24 of C15, F15, M15 or P15, to pin 26 of C16, F16, M16 or P16. The wire is then cut to the correct length to obtain 395 nsec + 5 nsec.

6601 Central Memory Pub. No. 60119300 Rev C Page 8





## READ DISTRIBUTOR

The read distributor accepts read words from the 8 CM chassis and routes them to the several destinations.

The distributor is organized on chassis 3, 4, 9, and 10, each of which handles 15 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.


CHASSIS	BITS
3	0-14
4	15-29
9	30-44
10	45-59


Chassis 13-16 each send the same 15-bit group to chassis 3, 4, 9, and 10. A read word from chassis 3 retains bits 0-14 but sends remaining bits in three groups to chassis 4, 9, and 10. Read words from chassis 4, 9, and 10 are handled similarly. Intra-chassis coaxial cables are

used on chassis 3, 4, 9, and 10 for their 15-bit portions so that timing is consistent with the chassis receiving the data.

Each read word is sent unconditionally from chassis 3, 4, 9, and 10 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 4 and then on to chassis 3, 9, and 10. The tag gates the read word to the  ${\rm C}^5$  register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the  ${\bf C}^5$  full FF in the PP (after data word is in  ${\bf C}^5$ ) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.





	tro	m		т	0																						
Bit	Module	_	TP	Module	e Pın	TP	Bit	Modul	e Pin	TP	Modu1e	P11	n TP	Bit	Module	Pır	тР	Module	Pın	Т1	Bit	Module	Pin	тР	Madula	Din	- FD
59	3H42	1	6	10118	5	1	59	4H24	28	6	10118	3	1	59	9H42	28	6	10118	7	1	59	10H24	28	6	Module 10I18	Pin	ΓP 1
58		8	2	17	5	1	58	l	8	2	17	3	1	58		8	2	17	7	1	58	101124	8	2	17	9	1
57		1	1	16	5	1	57		1	1	16	3	1	57		1	1	16	7	1	57		1	1	16	g	1
56	3H41	28	6	15	5	1	56	4H23	28	6	15	3	1	56	9 H4 1	28	6	15	7	1	56	10H23	28	6	15	9	1
55		8	2	14	5	1	55		8	2	14	3	1	55		8	2	14	7	1	55		8	2	14	9	1
54	07740	1	1	12	5	1	54		1	1	12	3	1	54		1	1	12	7	1	54		1	1	12	9	1
53	3H40		6	11	5	1	53	4H22	28	6	11	3	1	53	91140	28	6	11	7	1	53	10H22	28	6	11	9	1
52	1	8	2	10	5	1	52	Ì	8	2	10	3	1	52		8	2	10	7	1	52		8	2	10	9	1
51 5 <b>0</b>	3H89	28	1	09	5	1	51		1	1	09	3	1	51		1	1	09	7	1	51		1	1	09	9	1
49	31303	8	6 2	₹ 08 05	5	1	50	4H2		6	08	3	1	50	9 H39	28	6	08	7	1	50	10H21	28	6	08	9	1
48		1	1	04	5	1	49		8	2	05	3	1	49		8	2	05	7	1	49		8	2	05	9 1	1
47	3H37	28	6	03	5	1	47	4H19	28	6	04 03	3	1	48	01107	1	1	04	7	1	48		1	1	04	9	1
46		8	2	02	5	1	46	41113	8	2	03	3	1	47 46	9H37	28	6	03	7	1	47	10H19	28	6	03	9	1
45		1	1	01	5	1	45		1	1	01	3	1			8	2	02	7	1	46	- 3	8	2	02	9	1
44	3H36	28	6	9142	5	1	44	4H18	28	6	9142	3	1	45 44	9 H36	28	6	9142	7	1	45		1	1	01	9	1
43		8	2	41	5	1	43	11110	8	2	41	3	1	43	91130	8	2	1	7	1	44	10H18	28	6	9142	9	1
42		1	1	40	5	1	42		1	1	40	3	1	42		1	1	41 40	7	1	43		8	2	41	9	1
41	3H35	28	6	39	5	1	41	4H17	28	6	39	3	1	41	9H35	28	6		7	1	42		1	1	40	9	1
40		8	2	38	.5	1	40		8	2	38	3	1	40	01100	8	2	38	7	1	41	10H17	28	6	39	9	1
39		1	1	36	5	1	39		1	1	36	3	1	39		1	1	1	7	1	40		8	2	38	9	1
38	3H34	28	6	35	5	1	38	4H16	28	6	35	3	1	38	9H34	28	6		7	1	39 38	10H16	1 28	6	36	9	1
37		8	2	34	5	1	37		8	2	34	3	1	37		8	2	34	7	1	37	101110	8	2	35 34	9	1
36		1	1	33	5	1	36		1	1	33	3	1	36		1	1		7	1	36		1	1	33	9	1
35	3H32	28	6	32	5 -	1	35	4H14	28	6	32	3	1	35	9H32	28	6	1	7	1	35	10H14	28	6	32	9	1
34		8	2	29	5	1	34		8	2	29	3	1	34		8	2	29	7	1	34	101114	8	2	29	9	1
33		1	1	28	5	1	33		1	1	28	3	1	33		1	1	28	7	1	33		1	1	28 .	9	1
32	3H31	28	6	27	5	1	32	4H13	28	6	27	3	1	32	9H31	28	6	27	7	1	32	101113	28	6	27	9	1
31		8	2	26	5	1	31		8	2	26	3	1	31		8	2	26	7	1	31		8	2	26	9	1
30		1	1	25	5	1	30		1	1	25	3	1	30		1	1	25	7	1	30		1	1	25	9	1
29	3H30	29	6	4118	5	1	29	4H12	28	6	4118	3	1	29	9H30	28	6	4118	7	1	29	10H12	28	6	4I18	9	1
28	1	8	2	17	5	1	28		8	2	17	3	1	28		8	2	17	7	1	28		8	2	17	9	1
27	2770.0	1	1	16	5	1	27		1	1	16	3	1	27		1	1		- 1	1	27		1	1	16	9	1
26	3H29	28	6	15	5	1	26	4H11	28	6	15	3	1	26	9H29	28	6		7	1	26	10H11	28	6	15	9	1
25		8	2	14	5	1	25		8	2	14	3	1	25		8	2			1	25		8	2	14	9	1
24 23	3H27	1 28	6	12	5	1	24	47700	1	1	12	3	1	24		1	1	1	- 1	1	24		1	1	12	9	1
22	31121	8	2	11	5	1	23	4H09	28	6	11	3	1	23	9H27	28	6	1	7	1	23	101109	28	6	11	9	1
21		1	1	10	5	1	22 21		8	2	,	3	1	22	i	8	2	1		1	22		8	2	10	9	1
20	3H26	28	6	08	5	1	20	4H08	1	1 6	09	3	1	21	orme	1	1		- 1	1	21		1	1	09	9 .	1
19	01120	8	2	05	5	1	19	41100	28 8	2		3	1	20 19	9H26	28	6		i i	1	20	10H08	28	6	08	9	1
18		1	1	04	5	1	18	l	1	1	i	3	1	18	- 1	8	2	i	7	1	19		8	2	05	9	1
17	3H25	28	6	03	5	1	17	4H07	28	6		3	1	17	9H25	28	1			1	18		1	1	04	9	1
16		8	2	02	5	1	16	11101	8	2	1	3	1	16	31123	8	6 2			1 1	17	10H07	28	6	03	9	1
15		1	1	01	5	1	15	İ	1	1	- 1	3	1	15	1	1	1			1	16		8	2	02	9	1
14	3H24	28	6	3142	5	1	14	4H06	28	6		3	1	14	9H24	28	6		-	1	15	107700	1	1	01	9	1
13		8	2	41	5	1	13		8	2		3	1	13		8	2	!	- 1	1	14	10H06	28	6	3142	9	1
12		1	1	40	5	1	12		1	1	1	3	1	12		1	1		- 1	1	13 12		8	2	41	9	1
11	3H22	28	6	39	5	1	11	4H04	28	6		3	1	11	9H22	28	6		- 1	1	11	10H04	28	6	40 39	9   9	1 1
10		8	2	38	5	1	10		8	2	- 1	3	1	10		8	2		1	1	10	101104	8	2	39	9	- 1
9		1	1	36	5	1	9	-	1	1	36	3	1	9	!	1	1		- 1	1	9		1	1	36	9	1
8	3H21	28	6	35	5	1	8	4H03	28	6	35	3	1	8	9 H21	28	6	- 1	7	1	8	10H03	28	6	35	9	1
7		8	2	34	5	1	7	1	8	2	34	3	1	7		8	2			1	7	101100	8	2	34	9	1
6		1	1	33	5	1	6		1	1	33	3	1	6		1	1	33	7	1	6		1	1	33	9	1
5	3H20	28	6	32	5	1	5	4H02	28	6	32	3	1	5	91120	28	6	32	7	1	5	10H02	28	6	32	9	1
4		8	2	29	5	1	4		8	2	29	3	1	4		8	2	29	7	1	4	1	8	2	29	9 1	1
3		1	1	28	5	1	3	İ	1	1	28	3	1	3		1	1	28	7	1	3		1	1	28	9	1
2	3H19	28	6	27	5	1	2	41101	28	6	27	3	1	2	9Н19	28	6	27	7	1	2	10H01	28	6	27	9	1
1		8	3	26	5	1	1	1	8	2	í	3	1	1		8	2		- 1	1	1		8	2	26	9	1
0		1	1	25	5	1	0		1	1	25	3	1	0		1	1	25	7	1	0		1	1	25	9	1
		V	·		V .			<u> </u>	·			V-		-		~					,			_ '\		$\overline{}$	=
	Read Res	/Dist tore	-	$\rightarrow$ Dis	ead tribut	or			l/Dist store	·		ead rib	utor			d/Di:		→ Rea		or			Dist.		→ Diet	ead	ar
	Restore Distributor Restore Distributor Restore Distributor																										

Data Trunks
6601 Central Memory
Read/Distribute/Restore (CH 3, 4, 9, 10)
to Read Distribute (CH 3, 4, 9, 10)
Sheet 1

REV. K 12.0

Bit	Module	Pin	TP	Module	Din	TD	) <sub>D44</sub>	21 - 2-1 -	D.	(Dr)			-	1		T				
59	13H42	28	6	10118	Pin 11	TP 1	Bit 59	Module 14H24	Pin 28	TP 6	Module 10I18	Pin 19	TP 6	Bit 59	Module 15H42	Pin 28	TP	Module	Pin	TP 6
58		8	2	17	11	1	58	141124	8	2	17	19	6	58	131142	8	6 2	10118 17	21	6
57		1	1	16	11	1	57		1	1	16	19	6	57		1	1	16	21	6
56	13H41	28	6	15	11	1	56	14H23	28	6	15	19	6	56	15H41	28	6	15	21	6
55		8	2	14	11	1	55		8	2	14	19	6	55		8	2	14	21	6
54		1	1	12	11	1	54		1	1	12	19	6	54		1	1	12	21	6
53	13H40	28	6	11	11	1	53	14H22	28	6	11	19	6	53	15H40	28	6	11	21	6
52 v	trationed in a side	. 8	2.	10	11	1	52		8	2	10	19	6	52		8	2	10	21	6
51		1	1	09	11	1	51		1	1	09	19	6	51		1	1	09	21	6
50	13H39	28	6	08	11	1	50	14H21	28	6	08	19	6	50	15 <b>H3</b> 9	28	6	08	21	6
49		8	2	05	11	1	49		8	2	05	19	6	49		8	2	05	21	6
48 47	13H37	1 28	1 6	04 03	11	1	48	147710	1	6	04 03	19	6	48	14 <b>H</b> 37	1	1	04	21	6
46	13031	8	2	02	11 11	1	47	14H19	28 8	2	03	19 19	6	47	14031	28	6 2	03	21	6
45		1	1	01	11	1	46 45		1	1	01	19	6	46 45		8	1	02 01	21 21	6
44	13H36	28	6	9142	11	1	44	14H18	28	6	9H42	19	6	44	15H36	28	6	9142	21	6
43		8	2	41	11	1	43		8	2	41	19	6	43		8	2	41	21	6
42		1	1	40	11	1	42		1	1	40	19	6	42		1	1	40	21	6
41	13H35	28	6	39	11	1	41	14H17	28	6	39	19	6	41	15 H35	28	6	39	21	6
40		8	2	38	11	1	40		8	2	38	19	6	40		8	2	38	21	6
39		1	1	36	11	1	39		1	1	36	19	6	39		1	1	36	21	6
38	14H34	28	6	35	11	1	38	14H16	28	6	35	19	6	38	15H34	28	6	35	21	6
37		8	2	34	11	1	37		8	2	34	19	6	37		8	2	34	21	6
36		1	1	33	11	1	36		1	1	33	19	6	36		1	1	33	21	6
35	13H32	28	6	32	11	1	35	14H14	28	6	32	19	6	35	15H32	28	6	32	21	6
34		8	2	29	11	1	34		8	2	29	19	6	34		8	2	29	21	6
33		1	1	28	11	1	33		1	1	28	19	6	33	457701	1	1	28	21	6
32	13H31	28	6	27	11	1	32	14H13	28	6	27	19	6	32	15H31	28	6	27	21	6
31		8	2	26 <b>2</b> 5	11	1	31		8	2	26 25	19	6	31		8	2	26	21	6
30 29	13H30	28	6	4I18	11	1	30 29	14H12	1 28	6	4118	19 19	6	30 29	15 H30	1 28	6	25 4 <b>I</b> 18	21	6
28	131130	8	2	17	11	1	28	141112	8	2	17	19	6	28	101100	8	2	17	21	6
27		1	1	16	11	1	27		1	1	16	19	6	27		1	1	16	21	6
26	13H29	28	6	15	11	1	26	14H11	28	6	15	19	6	26	15 H29	28	6	15	21	6
25		8	2	14	11	1	25		8	2	14	19	6	25		8	2	14	21	6
24		1	1	12	11	1	24		1	1	12	19	6	24		1	1	12	21	6
23	13H27	28	6	11	11	1	23	14H09	28	6	11	19	6	23	15H27	28	6	11	21	6
22		8	2	10	11	1	22		8	2	10	19	6	22		8	2	10	21	6
21		1	1	09	11	1	21		1	1	09	19	6	21		1	1	09	21	6
20	13H26	28	6	08	11	1	20	14H08	28	6	80	19	6	20	15H26	28	6	08	21	6
19		8	2	05	11	1	19		8	2	05	19	6	19		8	2	05	21	6
18		1	1	04	11	1	18		1	1	04	19	6	18		1	1	04	21	6
17	13H25	28	6	03	11	1	17	14H07	28	6	03	19	6	17	15H25	28	6	03	21	6
16		8	2	02	11	1	16		8	2	02 01	19	6	16		8	2	02	21 21	6
15 14	13H24	1 28	6	3 <b>1</b> 42	11	1	15 14	14H06	28	6	3142	19 19	6	15 14	15H24	28	6	01 3I42	21	6
13	101144	8	2	41	11	1	13	14100	8	2	41	19	6	13		8	2	41	21	6
12		1	1	40	11	1	12		1	1	40	19	6	12		1	1	40	21	6
11	13H22	28	6	39	11	1	11	14H04	28	6	39	19	6	11	15 <b>H</b> 22	28	6	39	21	6
10		8	2	38	11	1	10		8	2	38	19	6	10		8	2	38	21	6
9		1	1	36	11	1	9		1	1	36	19	6	9		1	1	36	21	6
8	13H21	28	6	35	11	1	8	14H03	28	6	35	19	6	8	15H21	28	6	35	21	6
7		8	2	34	11	1	7		8	2	34	19	6	7		8	2	34	21	6
6		1	1	33	11	1	6		1	1	33	19	6	6		1	1	33	21	6
5	13H20	28	6	32	11	1	5	14H02	28	6	32	19	6	5	15H20	28	6	32	21	6
4		8	2	29	11	1	4	İ	8	2	29	19	6	4		8	2	29	21	6
3	1,277.0	1	1	28	11	1	3	1 4770 1	1	1	28	19	6	3	15 17 1 0	1 28	6	28 27	21	6
2	13H19	28 8	6	27 26	11 11	1	2	14H01	28 8	6	27 26	19 19	6	2	15H19	28 8	2	26	21	6
0		1	1	26 25	11	1	0		1	1	25 25	19	6	0		1	1	25	21	6
			$\perp$		<u> </u>	Ш	Ľ			1 1		1 1				- 1	1	- 1		
	Read/Dia Restore	st/_		→ Dist	ead ribute	or		Read/1 Resto	Dist/ re		> R Distri	ead butor	r		Read/I Resto	Dist/ re		Rea Distril	d outor	
	A		\			~ <sub>/</sub>	_	Λ		٠,	^			,			,	A		,

Bit	Module	Pin	TP	Module	Pin	TP
59	16H24	28	б	10118	23	6
58		8	2	17	23	6
57		1	1	16	23	6
56	16H23	28	6	15	23	6
55		8	2	14	23	6
54		1	1	12	23	6
53	16H22	28	6	11	23	6
52		8	2	10	23	6
51		1	1	09	23	6
50	16H21	28	6	08	23	6
49		8	2	05	23	6
48		1	1	04	23	6
47	16H19	28	6	03	23	6
46		8	2	02	23	6
45		1	1	01	23	-6
44	16H18	28	6	9142	23	6
43		8	2	41	23	6
42		1	1	40	23	6
41	16H17	28	6	39	23	6
40		8	2	38	23	6
39		1	1	36	23	6
38	16H16	28	6	35	23	6
37		8	2	34	23	6
36		1	1	33	23	6
35	16H14	28	6	32	23	6
34		8	2	29	23	6
33		1	1	28	23	6
32	16H13	28	6	27	23	6
31		8	2	26	23	6
30		1	1	25	23	6
29	16H12	28	6	41 18	23	6
28		8	2	17	23	6
27		1	1	16	23	6
26	16 <b>H</b> 11	28	6	15	23	6
25		8	2	14	23	6
24		1	1	12	23	6
23	16 <b>H</b> 09	28	6	11	23	6
22		8	2	10	23	6
21		1	1	09	23	6
20	16H08	28	6	08	23	6
19		8	2	05	23	6
18	.	1	1	04	23	6
17	16Н07	28	6	03	23	6
16		8	2	02	23	6
15		1	1	01	23	6
14	16H06	28	6	3142	23	6
13		8	2	41	23	6
12		1	1	40	23	6
11	16 <b>H</b> 04	28	6	39	23	6
10		8	2	38	23	6
9		1	1	36	23	6
8	16H03	28	6	35	23	6
7	111	8	2	34	23	6
6		1	1	33	23	6
5	161102	28	6	32	23	6
4		8	2	29	23	6
3		1	1	28	23	6
2	161101	28	6	27	23	6
1		8	2	26	23	6
0		1	1	25	23	6
		1	1.		L-"	Ľ.

Read/Dist. Read Distributor

Data Trunks 6601 Central Memory Read/Distribute/Restore (CH 13, 14, 15, 16) to Read Distributor (CH 3, 4, 9, 10) Sheet 2


# WRITE DISTRIBUTOR

The write distributor accepts words from the several sources and stores them in 1 of 8 memory chassis. The distributor is on chassis 2. The 60-bit word on chassis 2 is split into four 15-bit groups which are sent to chassis 13-16 respectively. Each of these chassis in turn sends (or stores) its 15-bit group to the other 7 chassis unconditionally.

A 3-to-1 fan-in on chassis 2 selects the proper word under control

of the store tag from the stunt box which is established ahead of the data. The word is then split and transmitted to chassis 18-16. The chassis 2 data registers and the tag FFs are cleared simultaneously.

One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.



Bit	Module	e Pin	ΤP	Module	Pin	TP	Bit	Module	Din	TP	Module	Pin	ar.	nu.	24 - 3-2 -		la-s		1	, _	,		,			,							
59	2B21	23	6	16104	7	3	59	16115	28	6	3H42	24	6	Bit 59	Module 16I14	5	TP	Module 4H24	Pin 24	TP 6	1 ''''	Module	+		-	TP	Bit	Module	Pin	1 P	Module	Pın	TP
58		25	5	1	6	2	58	16114	7	2		19	2	58	16 <b>I</b> 14	11	3	41124	12	2	59	16115	13 3	91142	24	6	59	16115	11	3	101124	24	6
57	1	27	4		4	1	57		24	5	1	2	1	57	10114	20	1	1	2	1	58		18 4	- 1	19	2	. î8	İ	20	4	l	19	2
56		4	3	16103	22	4	56	16113	28	6	3H41	24	6	56	16113	5	1	4H23	24	6	57	16I14	3 1	- [	2	1	57	16114	5	1		2	1
55	l	6	2		25	5	55	16112	7	2		19	2	55	16112	11	3	41123	19	2	56	16113	13 3	- 1	24	6	56	16113	11	-3	101123	24	6
54	Í	8	1		27	6	54	1	24	5	ĺ	2	1	54	10112	20	4	1	2	1	55		18 4		19	2	55	l	20	4		19	2
53	2B20	23	6		7	3	53	16111	1	6	3H40	24	6		16111	5	1	4H22	24	6	54	16112	3 1		2	1	54	16112	5	1		2	1
52	ł	25	5		6	2	52	16110	7	2		19	2	53 52	16111	11	_	41122	19	2	53	16 <b>I</b> 11	13 3	9H40	24	6	53	16111	11	3	10H22	24	6
51	ł	27	4		4	1	51	1	24	5	l .	2	1		10110	20		]	2	1	52		18 4		19	2	52		20	4		19	2
50	1	4	3	16102	22	4	50	1610.9	28	6	3H39	24	6	51 50	16109	5	1	4H21∕≤	r	6	51	16110	3 1		$\sqrt{ ^2 }$	1	51	16110	5	1	1	2	1
49	1,440	6	2		25	5	49	16108	7	2		19	2	49	16108	11	3	4112 6	19	2	50	16109	13 3	9H35	24	6	50	16109	11	3	10 <b>H</b> 21	24	6
48	l	8	1	1	27	6	48	10100	24	5		2	1	48	10108	20	4		2	1	49	1	18 4		19	2	49		20	4		19	2
47	2B19	23	6		7	3	47	16107	28	6	3 <b>H37</b>	24	6	47	16107	5	1	4H19	24	6	48	16108	3 1		2	1	48	16108	5	1		2	1
46		25	5	i	6	2	46	16106	7	2	01101	19	2	46	16106	11	3	41113	19	2	47	16107	13   3	9H37	24	6	47	16107	11	3	10 <b>H</b> 19	24	6
45	l	27	4		4	1	45		24	5		2	1	45	10100	20	4		2	1 1	46	1	18 4		19	2	46		20	4		19	2
44		4	3	15141	7	3	44	15137	28	6	3H36	24	6	44	15137	5	ti	4H18	24	6	45	16106	3 1		2	1	45	16106	5	1		2	1
43		6	2		6	2	43	15136	7	2	*****	19	2	43	15136	11	3	11110	19	2	44	15137	13 3	91136	24	6	44	15137	11	3	10H18	24	6
42		8	1		4	1	42		24	5		2	ĭ	42		20	4		2		43		18 4		19	2	43		20	4	[	19	2
41	2B18	23	6	15140	22	4	41	15135	28	6	3H35		6	41	15 I35	5	1	4H17	24	6	42	15 <b>I</b> 36	3 1		2		42	15136	5	1		2	1
40		25	5		25	5	40	15134	7	2			2	40	15134	11	1 1		19	2	41	15135	13 3	911.35	24	6	41	15135	11	3	10H17	24	6
<b>3</b> 9		27	4		27	6	39	1	24	5			1	39	-5.01	20	4		2	[, ]	40	1,5 ***	18 4		19	2	40	,,,,,	20	4	1	19	2
38		4	3		7	3	38	15133	28	6	3H34	24	- 1	38	15133	5	1	4H16	24	6	39	15134	3 1	0170	2		39	15134	5	1	107777	2	
37	l	6	2		6	2	37	15132	7	2			2	37	15132	11	3		19	2	.38 .37	15 <b>I</b> 33	13 3 18 4	91134	24	6	38	15133	11	3	101116	24	6
36		8	1		4	1	36		24	5			1	36		20	4		2	1	36	15790	1 1		19	2	37	15720	20	4		19	2
35	2B17	23	6	15139	22	4	35	15131	28	6	3H32		6	35	15 [31	5	1	4H14	24	6	35	15 <b>I</b> 32 15 <b>I</b> 31	3 1 1 3 3	91132	2	1	36	15[32	5	1 1	107111	2	1
34		25	5		25	5	34	15130	7	2			2	34	15130	11	3		19	2	34	13131	18 4	511.52	19	6 2	35	15131	11 20	3	10H14	19	6
33	1	27	4		27	6	33		24	5			1	33		20	4		2	1	. 33	15130	3 1	1	2	1	34	15730	l	1		1 1	2
32	l	4	3		7	3	32	15 I29	28	6	3H31	- 1	6	32	15129	5	1	4H13	24	6	32	15129	13 3	91131	24	,	33	15130	5	1 5	107712	2	1 c
31	l	6	2		6	2	31	15 <b>I</b> 28	7	2		- 1	2	31	15128	11	3		19	2	31	13129	18 4	31131	19	6 2	32 31	15129	11	3	10H13	24	6
30	ĺ	8	1		4	1	30		24	5		2	1	30		20	4		2	1	30	15128	3 1	1	2		30	15 <b>I</b> 28	20 5	1		19	2
29	2B16	23	6	14104	7	3	29	14115	28	6	3H30	24	6	29	14115	5	1	4H12	24	6	29	14I15	13 3	9H30	24	6	29	14I15	11	3	10H12	24	6
28		25	5		6	2	28	14114	7	2		19	2	28	14114	11	3		19	2	28		18 4	1	19	2	28	11110	20	4	101112	19	2
27		27	4 -		4	1	27		24	5		2	1	27		20	4		2	1	27	14114	3 1		2	1	27	14114	5	1		2	1
26		4	3	14103	22	4	26	14113	28	6	3H29	24	6	26	14113	5	1	4H11	24	6	. 26	14113	13 3	9Н39	24	6	26	14113	11	3	10H11	24	6
25		6	2		25	5	25	14112	7	2	İ	19	2	25	14112	11	3		19	2	25		18 4		19	2	25	- 12.0	20	4		19	2
24		8	1		27	6	24		24	5	ļ	2	1	24	İ	20	4		2	1	24	14112	3 1		2	1	24	14I12	5	1		2	1
23	2B15	23	6	[	7	3	23	14111	28	6	3H27	24	6	23	14I11	5	1	4H09	24	6	23	14111	13 3	9H27	24	6	23	14711	11	3	10Н09	24	6
22		25	5		6	2	22	14110	7	2	İ	19	2	22	14110	11	3		19	2	22	l	18 4		19	2	22		20	4		19	2
21		27	4		4	1	21		24	5		2	1	21		20	4		2	1	21	14I10	3 1		2	1	21	14110	5	1		2	1
20		4	3	14102	22	4	20	14109	28	6	3H26	24	6	20	14109	5	1	4H08	24	6	20	14109	13 3	9H26	24	6	20	14109	11	3	10H08	24	6
19		6	2	1	25	5	19	14108	7	2		19	2	19	14108	11	3		19	2	19		18 4		19	2	19		20	4		19	2
18		8	1		27	6	18		24	5	İ	2	1	18	İ	20	4		2	1	1 18	14108	3 1		2	1	18	14108	5	1		2	1
17	2B14	23	6		7	3	17	14107	28	6	3H25	24	6	17	14107	5	1	4H07	24	6	17	14107	13 3	9H25	24	6	17	14107	11	3	10H07	24	6
16			5		6	2	16	14106	7	2	ļ		2	16	14106	11	3		19	2	16		18 4		19	2	16		20	4		19	2
15		27	4		4	1	15		24	5			1	15	ļ	20	4		2	1	. 15	14106	3 1		2	1	15	14106	5	1		2	1
14	i	1 1	3	13141	7	3	14	13137	3	1	3H24		6	14	13137	5	1	4H06	24	6	· 14	13137	28 6	9H24	24	6	14	13137	13	3	10H06	24	6
13		1 1	2		6	2	13	13136	13	3		- 1	2	13	13136		3		19	2	13	13136	7 2		19	2	13		18	4		19	2
12		1 1	1	ļ	4	1	12	ļ	18	4		_ 1	1	12		20	4		2	1	12		24 5		2	1	12	13136	3	1		2	1
11	2B13		6	13140	22	4	11	13135	3	1	3H22		6	11	13135	5	1	4H04	24	6	11	13 <b>I3</b> 5	28 6	91122	24	6	11	13135	13	3	10H04	24	6
10	Y	1 1	5	i	25	5	10	13134	13	3		- 1	2	10	13134	1	3		19	2	10	13134	7 2	1	19	2	10		18	4		19	2
9		1 }	4	İ	27	6	9		18	4		2	1	9		20	4		2	1	9		24 5	1	2	1	9	13134	3	1		2	1
8			3		7	3	8	13133	3	1	3H21	- 1	6	8	13133	- 1	1	4H03	24	6	8	13133	28 6	9 <b>H2</b> 1	24	6	8	13133	13	3	10Н03	24	6
7			2	ļ	6	2	7	13132	13	3		- 1		7	13132	- t	3	ı	19	2	7	13132	7 2	1	19	2	7		18	4		- 1	2
6		1 1	1		4	1	6		18	4		- 1		6			4		2	1	6		24 5		2	1	-6	13 <b>I</b> 32	3	1		2	1
5	2B12		6	13139	22	4	5	13131	3	1	3H20	- 1		5	13131	5	1	4H02	24	6	5	13131	28 6	9 <b>H20</b>	24	6	5	13131	13	3	10Н02	24	6
4	l		5		25	5	4	13130	13	3		1		4	13130	- 1	3		19	2	4	13 <b>1</b> 30	7 2	1	19	2	4		18	4		19	2
3			4	-	27	6	3		18	4		ı		3		- 1	4		2	1	3		24 5	1	2	1	3	13130	3	1		2	1
2			3	Ì	7	3	2	13129	3	1	3H19	- 1		2	13129		1	4H01	24	6	2	13129	28 6	9 <b>FI</b> 19	24	6	2	13129	13	3	101101	24	6
1		6	2		6	2	1	13128	13	3		- 1	2	1	13128		3	i	19	2	1	13128	7 2		19	2	1		18	4		- 1	2
0 [		8	<del>1                                    </del>		4		ه ا		18	4		2	1	۰Ę		20	4	1	2		0 [		24 5		2	1	0	13 <b>I</b> 28	3	1	7	2	1
_	Write			Store			_	Store		`	Read/				Store			Read/				Store		Read			`	Store			Read/		
	Dist			Dist				Dist -			Dist/ Restor	e			Dist			Dist/ Rest	ore			Dist.		→ Dist/ Res	tore			Dist			Dist/ Rest	are	
											1100101	~						11000	L					1102							nest	or G	

Data Trunks 6601 Central Memory

Store Distributor (CH 2) to Write Distributor (CH. 13, 14, 15, 16)

Read Distributor to Store - Distribute - Restore (CH. 3, 4, 9, 10)

Sheet 1

REV. K 14.0

Bit	Module	Pin	TP	Modu1e	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP	Bit	Module	Pin	TP	Module	Pin	TP
59	2B21	23	6	16704	7	3	59	16115	3	1	13H42	24	6	59	16I15	9	2	14H24	24	6
58	-1,01	25	5	10104	6	2	58	16114	13	3	-01110	19	2	58		22	5		19	2
57		27	4		4	1	57		18	4		2	1	57	16114	26	6		2	1
56		4	3	16103	22	4	56	16113	3	1	13H41	24	6	56	16 <b>I</b> 13	9	2	14H23	24	6
55		6	2		25	5	55	16112	13	3		19	2	55		22	5		19	2
54		8	1		27	6	54		18	4		2	1	54	16 <b>I</b> 12	26	6		2	1
53	2B20	23	6		7	3	53	16 <b>I</b> 11	3	1	13H40	24	6	53	16111	9	2	14 <b>H</b> 22	24	6
52		25	5		6	2	52	16110	13	3		19	2	52		22	5		19	2
51		27	4		4	1	51		18	4		2	1	51	16110	26	6		2	1
50		4	3	16102	22	4	50	16109	3	1	13H39	24	6	50	16109	9	2	14 <b>H</b> 21	24	6
49		6	2		25	5	49	16108	13	3		19	2	49		22	5	ł	19	2
48		8	1		27	6	48		18	4		2	1	48	16108	26	6		2	1
47	2B19	23	6		7	3	47	16107	3	1	13H37	24	6	47	16107	9	2	14H19	24	6
46		25	5		6	2	46	16 <b>1</b> 06	13	3		19	2	46		22	5		19	2
45		24	4		4	1	45		18	4		2	1	45	16I06	26	6		2	1
44		4	3	15 <b>I</b> 41	7	3	44	15137	3	1	13H36	24	6	44	15 <b>I37</b>	9	2	14H18	24	6
43		6	2		6	2	43	15 <b>I</b> 36	13	3		19	2	43		22	5		19	2
42		8	1		4	1	42		18	4		2	1	42	15 <b>I3</b> 6	26	6		2	1
41	2B18	23	6	15140	22	4	41	15135	3	1	13H35	24	6	41	15 I35	9	2	14H17	24	6
40		25	5		25	5	40	15 I34	13	3		19	2	40	15 70 /	22	5		19	2
39		27	4		27	6	39		18	4		2	1	39	15134	26	6	1.477.1.0	2	1
38		4	3		7	3	38	15133	3	1	13H34	24	6	38	15 <b>I33</b>	9	2	14H16	24	6
37		6	2		6	2	37	15132	13	3		19	2	37	15 799	22	5		19	2
36		8	1	45700	4	1	36	10701	18	4	121129	2	1	36 35	15 <b>I32</b> 15 <b>I3</b> 1	9	6	14H14	24	6
35	2B17	2	6	15139	22	4	35	15 13 1	3	1	13H32	24 19	6	34	13131	22	5	141114	19	2
34		2 2	5		25	5	34 33	15 <b>I</b> 30	13 18	3		2	1	33	15130	26	6		2	1
33			4		7	6 3	32	15129	3	1	13H31	24	6	32	15129	9	2	14H13	24	6
32 31		6	2		6	2	31	15128	13	3	101101	19	2	31	10100	22	5		19	2
30		8	1	i	4	1	30	13120	18	4		2	1	30	15 128	26	6		2	1
29	2B16	23	6	14 <b>1</b> 04	7	3	29	14115	3	1	13H30	24	6	29	14I15	26	6	14H12	24	6
28		25	5		6	2	28	14I14	13	3		19	2	28	14 <b>I</b> 14	9	2		19	2
27		2.	4		4	1	27		18	4		2	1	27		22	5		2	1
26	l	4	3	14103	22	4	26	14113	3	1	13H29	24	6	26	14113	26	6	14H11	24	6
25	!	6	2	1	25	5	25	14I12	13	3		19	2	25	14112	9	2		19	2
24		8	1	1	27	6	24		18	4		2	1	24		22	5		2	1
23	2B15	2	6	i	7	3	23	14I11	3	1	13H27	24	6	23	14 <b>I</b> 11	26	6	14H09	24	6
22		2	5		6	2	22	14 <b>I</b> 10	13	3		19	2	22	14I10	9	2	1	19	2
21		27	4		4	1	21		18	4		2	1	21		22	5		2	1
20		4	3	14102	22	4	20	14109	3	1	13H26	24	6	20	14 <b>I</b> 09	26	6	14H08	24	6
19		6	2		25	5	19	14108	13	3		19	2	19	14 <b>I</b> 08	9	2		19	2
18		8	1		27	6	18		18	4		2	1	18		22	5		2	1
17	2BI4	23	6		7	3	17	14107	3	1	13H25	24	6	17	14107	26	6	141107	121	6
16		25	5		6	2	16	14106	13	3		19	2	16	14106	9	2		19	2
15		27	4	1	4	1_	15	10000	18	4	10**0 /	2	1	15	19107	22	5	147700	2	6
14	1	4	3	13141	7	3	14	13137	26	6	13H24	24	6	14	13 <b>I</b> 37	11	3	14H06	19	2
13		6	2		6	2	13	13136	9	2		19	2	13	13 <b>1</b> 36	5	4		2	1
12	02:0	8	1	1,07.0	4	1	12	10725	22	5	13H22	24	6	12 11	13135	11	3	14H04	24	6
11	2B13	23	6	13140	22	4	11	13135	26	6 2	13HZZ	19	2	10	19199	20	4	141104	19	2
10		25	5		25	5	10	13134	9	l I		2	1	9	13 <b>I</b> 34	5	1		2	1
9		27	4		27	6	9 8	13133	22 26	5 6	13H21	24	6	8	13133	11	3	14H0	24	6
8		6	3 2		6	3 2	7	13133	9	2	151141	19	2	7	10100	20	4		19	2
7		8	1		4	1	6	13132	22	5		2	1	6	13132	5	1		2	1
6 5	2B12	23	6	13139	22	4	5	13131	26	6	13H20	24	6	5	13131	11	3	14H02	24	!
4	6B12	25	5	13139	25	5	4	13130	9	2	101100	20	2	4		20	4		19	2
3		27	4		27	6	3	13100	22	5		2	1	3	13130	5	1		2	1
2		4	3		7	3	2	13129	26	6	13H19	24	6	2	13129	11	3	14H01	24	6
1		6	2		6	2	1	13128	9	2		19	2	1		20	4		19	2
0	1	8	1		4	1	0	-325	22	5		2	1	0	13128	5	1		2	1
v	Щ	<u> </u>					1		<u>-</u>					ı L						

Bit	Module	Pın	ТР	Module	Pın	TP	Bit	Vodule	Pm	ТÞ	Vlodule	Pın	ГP
59	16115	7	2	151142	24	6	59	16115	26	6	16H24	24	6
58		24	5		19	2	58	16114	9	2		19	2
57	16114	28	6		2	1	57		22	5		2	1
56	16113	7	2	151141	24	6	56	16113	26	6	161123	24	6
55		24	5		19	2	55	16112	9	2		19	2
54	16112	28	6		2	1	54		22	5		2	1
53	16I11	7	2	151140	24	6	53	16111	26	6	16111	26	6
52		24	ō		19	2	52	16110	9	2		19	2
51	16110	28	6		2	1	51		22	5		2	1
50	16109	7	2	151139	24	6	50	16109	26	6	16H21	24	6
49		24	5		19	2	49	16108	9	2		19	2
48	16108	28	6		2	1	48		22	5		2	1
47	16107	7	2	151137	24	6	47	16107	26	6	161119	24	6
46		24	5		19	2	46	16106	9	2		19	2
45	16106	28	6		2	1	45		22	3		2	1
44	15137	26	6	151136	24	6	44	15137	7	5	161118	24	6
43	15136	9	2		19	2	43	15700	24	6		19	2
42		22	5		2	1	42	15136	28	2	101115	2	1
41	15135	26	6	151135	24	6	41	15135	7 24	5	161117	19	6
40	15I34	9	5		19	2	40 39	15 <b>I</b> 34	28	6		2	1
39	4.7700	22		4-1104	24		38	15133	7	2	16H16	24	6
38 37	15I33 15I32	26	6 2	151134	19	6	37	13133	24	2   5	101110	19	2
	15132	22	5		2	2	36	15132	28	6	l	2	1
36 35	15 <b>1</b> 31	26	6	151132	24	1	35	15131	7	2	161114	24	6
34	15130	9	2	131132	19	6 2	34	10101	24	5	101114	19	2
33	10100	22	5		2	1	33	15130	28	6		2	1
32	15129	26	6	151131	24	6	32	15129	7	2	161113	24	6
31	15I28	9	2	10	19	2	31		24	5		19	2
30		22	5		2	1	30	15128	28	6		2	1
29	14I15	9	2	151130	24	6	29	14115	7	2	161112/	24	6
28		22	5		19	2	28	İ	24	5		19	2
27	141114	26	6		2	1	27	14114)	28	6		2	1
26	14113	9	2	151129	24	6	26	14I13	7	2	16H11	24	6
25		22	5		19	2	25		24	5		19	2
$^{24}$	14112	26	6		2 -	1	24	14112	28	6		2	1
23	14111	9	2	141127	24	6	23	1 4111	7	2	1611 <b>0</b> 9	24	6
22		22	5		19	2	22		24	5		19	2
21	14I10	26	6		2	1	21	14110	28	6		2	1
20	14109	9	2	141126	24	6	20	14109	7	2	161108	24	, 6
19		22	5		19	2	19		24	5		19	2
18	1 4108	26	6		2	1	18	14108	28	6		2	1
17	14107	9	2	151125	24	6	17	14107	7	1_	161107	24	6
16		22	5		19	2	16	14106	24	5		19	2
15	14106	9	6		24	6	15 14	13137	7	2	161106	24	6
14	13137	22	5	15H24	19	2	13	13134	24	5	101100	19	2
13 12	<b>131</b> 36	26	6	İ	2	1	12	13136	28	6		2	1
11	13135	9	2	151122	24	6	11	13135	7	2	161104	24	6
10	13133	22	5	131122	19	2	10	10100	24	5	101101	19	2
9	13134	26	1		2	1	9	13134	28	6		2	1
8	13133	9	2	151121	24	6	8	13133	7	2	161103	24	6
7	10100	22	5	1.01121	19	2	7		24	5	1	19	2
6	13132	26	6		2	1	6	13132	28	6		2	1
5	13131	9	2	151120	24	6	5	13131	7	2	161102	24	6
	1	22	1	1	19	2	4		24	5		19	2
4	i	1 22	1 "										1 1
4	13130	26			2	1	3	13130	28	6		2	1
	13130 13129			151119		6	3 2	13I30 13I29	28 7	6 2	16110,1	2 24	6
3	i	26	6 2	151119	2	1	1	1		2	16110,1	1	

Data Trunks 6601 Central Memory

Store Distributor (CH 2) to Write Distributor (CH 13, 14, 15, 16)

Store Distributor to Read-Distribute-Restore (CH 13, 14, 15, 16)

Sheet 2

REV. K 14.1

Write Dist Store Dist Store Dist

Read Dist/ Restore

Store Dist


Read Dist/ Restore


Store Dist

Read/ Dist/ Restore

Store Dist

Read/ Dist/ Restore





### NOTES:

- I. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS 4, BANK OO LOCATIONS AND TP'S SHOWN).
- 2 READ/WRITE ORIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON 4F14

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (131K) PAGE 15

CONTROL DATA

CORVINION

DEVELOPMENT
DIVISION

CENTRAL MEMORY STORAGE CYCLE TIMING 6601/04

SIZE DRAWING NO REV
C 60119300 BT

SHEET 45 PAGE 15

# CENTRAL MEMORY (65K) CONTENTS

	Central Memory
1	Address - Data Flow
2	Go Control
3	Go Control, Accept Control
4	Storage Sequence Control
5	Storage Sequence Control
6	Data Flow
7	Data Flow/Write Control
8	Data Distributor
9	Data Distributor
10	Read Distributor
11	Read Distributor, Serials 1-7
12.1	Read Distributor, Serials 8 and up
12.2	Write Distributor
13	Write Distributor, Serials 1-7
14.1	Write Distributor, Serials 8 and up
15	Storage Cycle Timing

#### CENTRAL MEMORY

#### ADDRESSING

The CP programs are stored in CM, and all PPs may use CM for supplementary storage or inter-communication control. Thus CM addresses are generated by the CP and all PPs.

Each processor sends a CM address to a common address clearing house, or stunt box, from where they are sent on to CM. The stunt box can accept addresses from the several sources at 100-nsec intervals (maximum rate) on a priority basis and in turn issue one address every 100 nsec to CM.

An address goes to all banks of CM for decoding, and the referenced bank returns an accept signal to the stunt box if the bank is not busy (free) with a previous reference. The stunt box saves each address that it sends to CM in a hopper mechanism, and, if the address is not accepted, it si recovered from the hopper and re-issued to CM and again saved. The issue-save cycle repeats until an accept is received to void the hopper address. Up to three addresses can be saved in the hopper. However, an address is always accepted within 2000 nsec (worst case because of bank conflict) of the first time it is issued.

#### DATA DISTRIBUTION

Data to and from CM is distributed from a data distributor. The word from a read reference goes from CM to the data distributor and then to the requesting processor. A word to be stored during a write reference goes from the processor to the data distributor to CM. The distributor can transfer a word to or from CM every 100 nsec. A store word goes to all banks of CM, but separate storage control mechanisms for each bank insure that the word is stored in the proper bank.

The distributor routes data to and from proper origins and destinations as directed by control information or tags received from the stunt box. The tags are entered in the stunt box along with each address and serve to identify the address sender, origin or destination of data, and nature of the address, e.g., read, write, or PP exchange jump. The stunt box sends the tags to the data distributor (and to destinations in the processors for read references) when an address is accepted, and the distributor accomplishes the data transmission. For write references, the data source sends the word to the distributor, where it is held temporarily before it is stored.

#### STORAGE

The many banks of storage in CM are evenly distributed on 4 chassis in the computer. There are four banks per chassis.


The circuit organization allows the four banks to operate independently and be phased into operation at 100-nsec intervals, which corresponds to the maximum rate at which the stunt box issues addresses. A chassis input register receives the 17-bit address from the stunt box and distributes the 12-bit address to 1 of 4 storage address registers associated with the four banks. Hence 16 consecutive addresses referencing 16 separate banks may be accepted at 16 consecutive minor cycle intervals and result in a data word flowing to or from CM in 16 consecutive minor cycle intervals. The independent controls for each bank and treatment of the address and data word insure that only one bank is in a given time segment of its 1000 nsec storage cycle at any one time. At least one minor cycle separates the storage cycle of all banks.

A word read from any bank is sent to a common temporary storage register and to the data distributor by a common path. A word to be restored is then sent to a write register by way of a buffer register. The write register sends the word to 1 or 4 restoration registers for restoring in the proper bank.

A word from the data distributor during a write reference goes to the temporary storage register on all chassis and then follows the restore path for writing in memory. Only one of the many banks is in the proper time spot in its storage cycle to store the word recieved, and this bank is the one associated with the write address.

A go signal with each address from the stunt box allows a group of four banks (one chassis) to recognize and translate the bank bits. The referenced bank, if not busy, sends an accept to the stunt box and starts 1 of 4 storage sequence control circuits, which in turn direct the 1000 nsec storage cycle for the selected address.

A write signal may also accompany each address from the stunt box. It distinguishes read and write references and controls the path to the restoration registers. The CM uses the same 12-bit storage module as used in the PPs, but five are driven in parallel to hold the 60-bit word.



- 4. TIME FROM MI -> CM TO RESPONSE TO CM ACCEPT IS 200 NSEC.
- a. MI STORED IN M4 AT ISSUE TIME AND MOVES TO M2 IN TIME SEQUENCE.
- B. ACCEPT VOIDS RE-ISSUE OF ADDRESS FROM HOPPER.

CONTROL DATA	CENTRAL MEMORY (65K)	6604	
	ADDRESS - DATA FLOW	C 60119300	K
COMPUTER DIVISION		3HEET 242	ī

A go control circuit is associated with each chassis (four banks) of CM. The circuit has several functions.

- Recognize an address from the stunt box and determine if it is located in an associated bank.
- Sends an accept to the stunt box if the address is valid and the bank if free.
- Starts the 1000 nsec storage cycle to read or store the word at the selected address.

No accept is sent to the stunt box if the selected bank is executing a storage cycle from a previously issued address (bank busy case). The address is ignored in this case. The time of address issue from the stunt box and the time the accept should be recieved back at the stunt box is 200 nsec, and this time is used by the stunt box to determine if the address has been accepted. An accept at the proper time voids reissue of the address; otherwise address reissue continues until the accept is received.

#### BANK SELECTION

The go signal accompanying each address signals all CM go control circuits to search the bank selection bits and determine if the 12-bit address is located in one of its associated banks. A translator circuit in each go control translates the lower five bits of the address, stores the selection in a FF (one FF for each bank), sends the accept, and starts the storage sequence control circuit to start the storage cycle.

The five bits provide 16 unique codes, one for each bank. The upper three bits select 1 of 4 chassis and the lower two bits 1 of 4 banks on the chassis.


The 17-bit address and bank quantity is stored in an input FF register. Before an address is received, a clock pulse presets the upper three of the five bank bits to the complement of the quantity it should recognize. Thus, for a zero chassis selection (physical chassis 3), the upper three bits are preset to 111XX, the complement of 000XX. A 000XX bank code then is necessary to complete the go FF output gate, which in turn allows recognition of the lower two bits of the bank selection.

Four unique translations are made from the lower two bits of the bank selection bits and stored in separate FFs. A go from the 1 of 8 translator, a bank free condition from the storage sequence control circuit, and a clock pulse gates the 1 of 4 storage and turns on the accept signal. The set FF then starts an associated storage sequence control circuit.

#### ACCEPT CONTROL

The accept signal indicates a bank is free and has accepted the address in its chassis input register. The time interval from address issue from the stunt box to receipt of the accept in the stunt box allows the stunt box to determine if the address has been accepted. If so, the address in the stunt box hopper is destroyed, and address tags are sent from the stunt box to the data distributor and other areas to tell the address sender to send its data word (write reference) or be ready for receipt of the word read (read reference).

One accept is associated with each chassis for a maximum of eight signals. All are combined in a common OR circuit which feeds the stunt box. Since an address may be sent each 100 nsecs, an accept may be sent to the stunt box every 100 nsecs, with each accept delayed from its associated address by 200 nsecs.



#### STORAGE SEQUENCE CONTROL

Storage sequence control responds to a bank go condition from go control and generates a series of timing signals which direct the basic cycle of the storage module. In general, the circuit establishes the bank free condition, makes the address available to the storage module, and then issues read, sense, start and end inhibit, bank merge, and write drive signals to sequence reading and writing. The sense signal samples the differential amplifier which receives the data word read out on the double-ended sense lines from storage. The signals time the basic pulse sequence of the 1000 nsec storage cycle. The storage module discussion details the circuits which respond to the address and read and write drive signals, and thereby make the read word available on the sense lines, or store the word to be written or restored in memory.

#### TIMING CHAIN

The timing chain is a series chain of FFs whose outputs drive slave inverters, which in turn supply the various signals to sequence reading and writing in CM. A pulse enters the chain and is transferred to successive FFs at 50 nsec intervals. A bank go signal sets the read FF to start the sequence. Each FF is set for 400 nsecs; slave inverters from set and cleared FFs in the chain are combined to establish timed gating signals for the various drive signals.

#### BANK FREE

The bank free condition is established when all FFs in the chain are cleared, i.e., no pulse is travelling down the chain. The read FF, an intermediate FF, and write FFs (last FF in chain), contribute timing signals to the bank free circuit and indicate whether a pulse is in the chain. All three FFs must be cleared to signal bank free,

but their set states overlap to signal bank busy when a pulse is in the chain.

The bank free signal allows go control to respond to its back translation circuits and issue a bank go signal which sets the read FF to turn off the bank free signal.

#### STORAGE CYCLE TIMING

The following are the recommended times or timing durations for Central Memory in all 6000 series computers:

Strobe (time 75 + 5 nsec)

This is measured on TP5 of the SE module, (see page 8.1). This time should be adjusted by varying the length of wire to pin 16 of the SG module.

Read-On (255 nsec + 5 nsec) before Strobe.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 10 of the PU module and/or pin 2 of the GI module.


Read-Off(395 nsec + 5 nsec) after the start of Read.

This is measured on pin 1 of the PU module. This time should be adjusted by varying the length of wire to pin 11 of the PU module.

Write (355 nsec + 5 nsec)

This is measured on pin 24 of the PU module. This time should be adjusted by varying the length of wire to pin 19 of the PU module and/or pin 5 of the GI module. See also page 8.1.

6604 Central Memory Pub. No. 60119300 Rev. **B7** Page 4



DATA FLOW

In a read reference, the read word from the specified address flows from the storage modules to the data distributor and also back to the storage modules for restoration. The SE modules send the read word to the distributor and start the restore portion of the cycle. The restore FFs on these modules are cleared just before receiving the read word.

In a write reference, the read word from the specified address is sent to the data distributor and entered in the restore FFs of the SE modules. The restore FFs are cleared again to destroy the read word and reset with the write word which is stored in place of the read word during its normal restore cycle. The write control circuit and timing of stunt box tags direct the sequence.

#### WRITE CONTROL


Write control clears the restore FFs in the SE modules when writing in memory and thereby allows entry of the write word into

the restore circuits.

A write signal from the stunt box enters the write control timing chain at the same time as the memory address is received in the input register of all memory chassis. The timing chain feeds a pulse to all chassis where they are fanned out and clear the restore FFs on the respective chassis SE modules. The delay time through the chain and format just exceeds the read access time and thereby destroys the read word immediately after it enters the SE restore FF. Effectively, the pulse in the timing chain runs in parallel with the pulse in the storage sequence control associated with the selected bank, but the write pulse from the timing chain fanout is emitted just after the bank merge pulse (which enters the read word in the SE restore FFs) from storage sequence control. Write pulses may enter the chain at minor cycle intervals and each is associated with a parallel operating storage sequence control.

The timing within the data distributor is such that a write word is sent to the SE modules slightly later than the SE modules send the read word to the data distributor.

6604 Central Memory Pub. No. 60119300 Rev. K Page 6



#### DATA DISTRIBUTOR

The data distributor distributes read and write words to and from CM. Read words are sent to CP control on chassis 5, CP registers on chassis 7 and 8, and to the PP on chassis 1.

Write words are accepted from CP control on chassis 5 (exchange jump or return jump instructions), CP register chassis 7 and 8 ( $x^{0-7}$  registers), or from the PP on chassis 1.

Address tags from the CP stunt box define the read or write cases and the origin or destination of the data.

#### STORAGE CYCLE TIMING


#### Inhibit On and Off


The inhibit should turn on at least 20 nsec before the start of the Write, and stay on at least 15 nsec after the end of the Write. The inhibit time is measured on pin 5 of the PZ module and is compared to the Write on

pin 24 of the PU module. It should not be necessary to adjust the on time for the inhibit 30-50 nsec is the usual delay between inhibit-on and write-on. The off time is adjusted by varying the length of wire to pin 14 of C21, F21, M21, or P21 (clock working ranks).

All of the preceding times are measured from the first crossing of the half amplitude point of the waveform. It is necessary that Change Order 14965 (6600) or 15349 (6400 and 6500) are installed prior to making any of the timing adjustments.

Use the SC module (test points 6, 4, 1, 3 for banks 0, 1, 2, 3) for the trigger source. It may not be possible to obtain a 395 nsec duration pulse for the read using the 180" wire called out in Change Order 14965 (6600 only). An additional change order has been written with a retrofit on failure. This change order just clears the read portion of the PU from a later time in the Storage Control Sequence. Change Order 17014 is applicable only to the 6600. The retrofit case changes the 180" wire from pin 24 of C15, F15, M15 or P15, to pin 26 of C16, F16, M16 or P16. The wire is then cut to the correct length to obtain 395 nsec + 5 nsec.





## READ DISTRIBUTOR

The read distributor accepts read words from the 4 CM chassis and routes them to the several destinations.

The distributor is organized on chassis 3 and 4, each of which handles 30 bits of the 60-bit word. Chassis cable limitations dictate the organization. The listing below shows the bits handled by each chassis.


CHASSIS	BITS
3	0-29
4	30-5


Chassis 9-10 each send the same 30-bit group to chassis 3, and 4. A read word from chassis 3 retains bits 0-29 but sends remaining bits to chassis 4. Read words from chassis 4 are handled similarly. Intra-chassis coaxial cables are used on chassis 3 and 4 for their

30-bit portions so that timing is consistent with the chassis receiving the  ${\tt data.}$ 

Each read word is sent unconditionally from chassis 3 and 4 to chassis 5 (CP control) and chassis 7 and 8 (CP registers). A read peripheral tag from the stunt box is sent to chassis 4 and then on to chassis 3. The tag gates the read word to the  ${\rm C}^5$  register in the read pyramid on PP chassis 1.

The read peripheral tag also enters a time delay chain and is returned to the PP as a resume signal. The resume sets the  $C^5$  full FF in the PP (after data word is in  $C^5$ ) to signal the presence of the read word. The same resume also clears the central busy FF to indicate to PP control that the address has been accepted by the stunt box and CM has delivered the word. This allows the PPs to proceed and send another address to the stunt box.






#### WRITE DISTRIBUTOR


The write distributor accepts words from the several sources and stores them in 1 of 4 memory chassis. The distributor is on chassis 2. The 60-bit word on chassis 2 is split into two 30-bit groups which are sent to chassis 9-10 respectively. Each of these chassis in turn sends (or stores) its 30-bit group to the other 2 chassis unconditionally.


A 3-to-1 fan-in on chassis 2 selects the proper word under control

of the store tag from the stunt box which is established ahead of the data. The word is then split and transmitted to chassis 9-10. The chassis 2 data registers and the tag FFs are cleared simultaneously.

One minor cycle after the register clear, a central write resume is sent to the PP to clear the central busy FF and allow the PPs to send another address to the stunt box.







#### NOTES:

- I. STORAGE CYCLE TIMING IS TYPICAL FOR ALL MEMORY CHASSIS (CHASSIS 4, BANK OO LOCATIONS AND TP'S SHOWN).
- 2 READ/WRITE ORIVE TIMES SHOWN ARE THAT OF OUTPUT PINS ON 4FI4

THIS SHEET IS IDENTICAL TO CENTRAL MEMORY (65K) PAGE 15 **CONTROL DATA** 

CENTRAL MEMORY CORPORATION STORAGE CYCLE TIMING

DEVELOPMENT DIVISION


C 60119300 BT 45 15

6601/04

# CLOCK


# CONTENTS


Page	
1	Central Computer Clock System
3	Central Processor Master Clock, Chassis 1, Serials 1-7
4.1	Central Processor Master Clock, Chassis 1, Serials 8 and up
5	Central Processor Clock, Chassis 2
7.1	Central Memory Clock, Chassis 3, 9, 13, 15
7.3	Central Memory Clock, Chassis 3, 9, 13, 15, Serials 32 and up
9. 1	Central Memory Clock, Chassis 4, 10, 14, 16
9.3	Central Memory Clock, Chassis 4, 10, 14, 16, Serials 32 and up
11	Central Processor Clock, Chassis 5, Serials 1-7
12.1	Central Processor Clock, Chassis 5, Serials 8 and up
12.3	Central Processor Clock, Chassis 5, Serials 32 and up
13	Central Processor Clock, Chassis 6
15	Central Processor Clock, Chassis 7
17	Central Processor Clock, Chassis 8



NOTE :

CONTROL DATA	CENTRAL COMPUTER	6601/04/13/14
CORPORATION	CENTRAL COMPUTER CLOCK SYSTEM	C 60119300 M
COMPUTER DIVISION		SHEET PAGE






NOTES:


EX = CRYSTAL OSCILLATOR CIRCUIT USING 10 MHZ CRYSTAL.


2 TURN TO PAGE 5 FOR COMPLETE CLOCK FAN-OUT ON CHASSIS I


CONTROL DATA CORPORATION


CENTRAL PROCESSOR
MASTER CLOCK
CHASSIS I,SERIALS 8-UP

















COMPUTER DIVISION

CH. 5 (SERIALS 1-7)








CONTROL DATA CORPORATION

CENTRAL PROCESSOR CLOCK

PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 BT
SHEET PASE 13

COMPUTER DIVISION

CH. 6




CONTROL DATA
CORPORATION

CENTRAL PROCESSOR
CLOCK
COMPUTER DIVISION

CLOCK
CH. 7

CENTRAL PROCESSOR
CC 60119300
E1
122
15



CONTROL DATA	CENTRAL PROCESSOR	PRODUCT 6601/04/13/14  \$12E   DRAWING NO.     REV	
COMPUTER DIVISION	CH. 8	C 60119300 BT	

## ECS COUPLER CONTENTS

Page	Title	Page	Title
ii	Module Location Index	18	R2, RA and FL Registers
vi	General Discription - Logical Elements	19	R2, FL(CM), FL(ECS), RA(CM), and RA(ECS) Registers
1	ECS Coupler Block Diagram	20	I2 Fan-In and K Register Description
2	Sequence of Operations	21	I2 Fan-In, Merge RA(CM) Register and K Register
3	Sequence of Operations	22	Adder, Section 1
4	Timing Chain Description - Transfer Set-up	23	Adder, Section 0
5	Timing Chain, T01 → T18	24	P Decrementer and Register - Last Record Control
6	Timing Chain Description (Cont'd)	25	P Decrementer and Register - Go to CM Initiate/Accept From Chassis 5
7	Timing Chain, T19 → T42	26	Read and Write FF Descriptions
9	Data Flow 1, Il and I3 Fan Ins, R1 Fan Outs, X, A,	27	Read and Write FFs
	B and N Register	28	Error and Termination Conditions
10	N Register - I1 Fan-In - First FF	29	End of Operation, Abort, Parity Error, Field Length Error
11	N Register - Il Fan-In - First FF	31	Peripheral Address Network (To CM)
12	A, B and X Registers Description	32	Pass-On Network Description
13	R1, A, B, and X Registers	33	Pass-On Network Data From Controller To CM and Restore Paths
14	I3 Fan-In Description		For Exchange Jump
15	I3 Fan-In	35	Chassis 5, Control 1
17	Data Flow 2, R2, FL and RA Registers, I2 Fan-In	37	Chassis 5, Control 2

## MODULE LOCATION INDEX

CHASSIS

SECTION

ROW	MODULE	PAGE
G	TYPE	.,,,,,
01		
02		
03		
04		
05		
06		
07		
08	TH	11, 15, 25, 27, 33
09		
10		
11		
12	TH	7. 12. 21. 25. 27
13		
14		
15		
16		
17		3 2
18		
19		$C_{n}$
20	TR	7, 15, 21, 25
21		4
22		***
23		
24		
25		
26		
27		
28		
29		
30	TL	11,
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

	CHASSIS	SECTION
1	MODULE TYPE	PAGE
H	ITPE	
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		**.
17		
18	TD	15, 19, 21
19	11)	10, 10, 21
20		
21		
22	`	
23	TA	19.
24		10,
25		, , , , , , , , , , , , , , , , , , ,
26		
27		
28		
29		
30		
31		
32		
33	TL	21, 31
34		
35		
36		
37		
38		
39	İ	
40		
41		
42		

ROW I	MODULE TYPE	PAGE
		21 25 22
01	TI	21, 25, 29
02	TD	11, 21, 31
03	PJ	5
04	PJ	5
05	PJ	5
06	PJ	7.
07	PJ	7,
08	PJ	7,
09	PJ	7,
10	TR	13, 23, 25, 31
11	TR	7, 13, 21, 25
12	AA	27, 29
13	AA	25, 29
14	A'A	11, 25, 31
15	IX	25
16	$_{ m PJ}$	23, 25, 27
17	TR	13, 23, 27, 29
18	TE	33
19	TL	11, 12, 21, 25, 27, 29
20	TR	31
21	TR	31
22	TL	15, 21, 25, 27
23		,
24	PY	21, 29
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

# MODULE LOCATION INDEX

ROW MODULE PAGE TYPE J 01 12, 21, 29 TA02  $_{
m HF}$ 13 03 TE 11. 04 TE 11. 05 TQ 13. 06 TQ 5, 7, 25 07  $_{\mathrm{PJ}}$ 13 08  $\overline{\mathrm{PJ}}$ 13 09 PJ13 10 PJ13 П MD21 12 TH 19, 21, 31 13 UM | 15 14 UM 15 15 11, 21, 23 TL16 WE 19 17 WE 19 18 WE 19 19 WE 19 20 TG 21 21 TG21 22 FA23 23 23  $\mathbf{F}\mathbf{A}$ 

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

FA

FB

FE

FE

FE

TQ

PD

PD

IH

TE

NZ

QJ

TQ

CR

PY

QJ

QJ

QJ

QJ

23

23

23

23

11

11.

 $\overline{11}$ 

33

31

33

31

31

31

13, 19, 25

25, 29, 33

25, 27, 33

7. 11. 25, 29, 31

23, 29

23, 29

	VIIA0010	SECTION
ROW K	MODULE TYPE	PAGE
	<del> </del>	
01	TR	7, 11, 13, 15, 25
02	TI	7, 13, 15
03	TE	11,
04	TE	11,
05 06	TQ	13,
07	TQ	<u>5, 13, 19, 21, 33</u>
08	PJ	13
09	PJ	13
10	PJ	13
11	PJ	13
12	MD	21
13	HF UM	11, 15
14	UM	15 15
15	$\frac{\rm UM}{\rm TL}$	
16	WE	7, 22, 23, 27, 29, 31 19
17	WE	19
18	WE	19
19	WE	19
20	TG	21
21	TG	21
22	FA	23
23	FA	22
24	FA	22
25	FD	23
26	$\mathbf{FE}$	23
27	$\mathbf{F}\mathbf{E}$	22
28	FE	22
29	TQ	22, 23
30	PD	11,
31	PD	11
32	TE	33
33	NZ	31
34	JQ	12
<b>3</b> 5	QJ	33
36	QJ	33
37	QJ	33
38	SB	19
39	SB	19
40	SB	19
41	JQ	12
42	CR	12, 27

ROW	MODULE TYPE	PAGE
01	TD	11, 21
02	TB	25, 31
03	TE	11,
04	TE	11,
05	TH	7, 27, 29, 33
06	IV	33
07	PJ	13
08	PJ	13
09	TR	15, 21, 33
10	HF	15
11	$\overline{\mathrm{MD}}$	21
12	TE	15
13	$\overline{\mathrm{UM}}$	15
14	$\overline{\mathrm{UM}}$	15
15	TL	11, 21, 22
16		
17	$_{ m TE}$	21, 29
18	$_{ m TE}$	21
19	TE	21
20	TG	21
21	TG	21
22	FA	22
23	FA	22
24	FB	22
25	FD	22
26	FE	22, 29
27	FE	22, 27
28 29	PD	11
	PD	11
30 31	IH	11,
32	TE	33
33	MD	31
34	PI	19, 33
35	QJ	33
36	QJ QJ	33 33
37		33
38	QJ QJ	33
39	QJ QJ	33
40	SB	19
41	SB	19
42	SB	19
	טט	10

# MODULE LOCATION INDEX


## CHASSIS

## SECTION

ROW	MODULE	PAGE
$_{ m M}$	TYPE	
01		
02		`
03		
04		
05		
06		
07		
08		
09		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	PJ	27
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		

ROW	MODULE	PAGE
Р	TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
TI		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31	TL	11
32		
33	TL	33
34		
35		
36		
37		
38		
39	<u> </u>	
40		
41		
42	<u> </u>	

ROW	MODULE TYPE	PAGE
01		
02		
03		
04		
05		
06		
07		
08		
09		
10		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28	<u> </u>	
29		
30	ļ	
31	ļ	
32		
33	ļ	
34	ļ	
35		
36		
37		
38	<b></b>	
39	<u> </u>	
40	ļ	
41		
42	!	



#### GENERAL DESCRIPTION

The ECS Coupler allows the CPU to communicate with ECS via the Controller. The coupler has two major functions. First, it computes the actual starting addresses in CM and ECS and checks to see if these addresses are out of range. This is the only error check made by the coupler. Second, it keeps count of the number of words transferred and terminates the transfer accordingly.

Most of the coupler's complexity arises from the fact that the programmer specifies initial addresses in CM and ECS and the number of 60-bit words to be transferred. However, ECS uses 8-word records and the coupler must automatically keep requesting new locations in ECS every eight words.

Coupler action can be interrupted by a PPU requesting CM. Action is started once the PPU read/write request is completed. Coupler action can also be interrupted if another computer is using ECS and the controller.

Coupler action is stopped if an Exchange Jump occurs. The transfer must be restarted at its beginning as intermediate values of word counts and addresses are not stored.

The coupler acts on an Abort or a Parity Error signal but relays them to CPU.

### LOGICAL ELEMENTS


Four registers hold the values of Field Length for CM and ECS and the values of the Reference Address for CM and ECS. These values are not changed during a data transfer, and are restored, via the data paths, on an Exchange Jump.

The N and K registers are used for holding intermediate values generated during a transfer.

The adder is a 24-bit adder resembling 2 stages of the CPU Long Add unit.

P Register holds the 3-bit word count of the record in transfer. Its contents are decremented during a transfer.

The X, A and B Registers initially hold the same values as  $X_0$ ,  $A_0$  and  $B_0$  respectively. X holds the ECS address and is incremented during a transfer; A holds the CM address and B the number of words left to transfer.



### SEQUENCE OF OPERATIONS

#### INTRODUCTION

Coupler operation is divided into three parts:

- 1) Transfer Setup. This portion is performed only at the beginning of a transfer and is not repeated.
- This part of the operation is performed before each record transferred.
  - Data Transfers. If 524K of ECS are used, the data can be transferred at the rate of one word every 100 nsec. The coupler handles 8-word records and to sustain this rate, it must request a new record while the data transfer is in progress. That is, the Record Set-Up for the next record is performed at the same time as the data transfer. (See block transfers below.)

Exceptions to the above occur when error conditions arise or a PPU wishes to read or write in memory. This is discussed on the pages where this logic is

#### TRANSFER SETUP

On any Exchange Jump, FL(ECS), FL(CM), RA(ECS), RA(CM) are sent from the package to the coupler.

When an ECS instruction is translated,

- 1) The timing chain is started.
- The contents of X0 and A0 are sent to the coupler X and A registers (These address relocation quantities must be stored prior to instruction execution.")
- The Clear signal on B0 is dropped and the word count (Bj + K) is formed in the increment unit and sent to B0 which is sent in turn to the coupler B register.

All required values are now stored in the coupler. Note that the values of FL(ECS), FL(CM), RA(ECS) and RA(CM) are not changed during on ECS transfer. They are restored to CM if an Exchange Jump occurs.

- 4) The coupler then checks to see if the initial addresses are in bounds. If either CM or ECS Field Length errors occur, the transfer is terminated.
- The first ECS address is computed, (X+RA(ECS)), and stored in X. This absolute address will be updated after each record.

#### RECORD SETUP

## FIRST RECORD

ECS reads/writes eight 60-bit words at once. This single record is disassembled/ assembled in ECS under control of the lowest 3 bits of the ECS address (see Definition Of Word Count Bits on diagram). These bits specify where in the record the operation should start. ECS always continues from the starting point to the end of record. If only word three is required, then the record at that address sends five

words starting at word three. However, the word count is one, and this is entered in the P register. The single word is accepted and the transfer concluded even though ECS sends the remaining four words.

First record proceeds as follows:

- 1) The first record may be a partial record. Therefore, the lower 3 bits of X (60-bit word count bits) are subtracted from 108 to give the number of words to be transferred in this record. This result is sent to K.
- 2) K is checked against B. If K-B is negative, more than one record is to be transferred. K is sent to P as this number of words is the first record. (If K-B is positive, then this becomes the last record and B is sent to P (see Last Record).
- B is reduced by K words.
- The ECS address, Store bit and Request bit are sent to the controller.
- The ECS address is incremented by K. This means that the lower 3 bits of X are clear and that the following records must be complete ones.
- The Accept is received from the controller. The coupler waits until this
- The Central Memory address, (A+RA(CM)), is computed and stored in the A register. It is also sent to the Exchange Address Counter (EAK), where it is incremented by the P decrementer Go pulses.
- The P decrementer is enabled and the data transfer is started.

#### SECOND RECORD

While the data is being transferred for the first record, the second Record Setup is starting the next ECS bank into its Read/Write cycle. The differences between the second record (or any intermediate record) and the first are:

- 1) Since they cannot be partial records, step 1) simply transfers 10g to K. Also the ECS address is incremented by 10g.
- Since the Exchange Address counter holds the CM address, a new address is not sent to CPU as in 7.


## LAST RECORD

Any record may become a last record if the K-B test is positive. If so, B is sent to P register. Since B may be 0-7, the record can be a partial record but only in that it is terminated early (when B is less than 7). Note that a Last Record is different only in that the parameters for the record following are not generated and that an End Of Operation signal is sent to CPU.

## DATA TRANSFERS

Note that data transfers must be continuous; that is, non-consecutive addresses are not possible in a block transfer. However, it is possible to reference a single word in ECS.

> ECS Coupler Pub. No. 60119300 Rev. BL Page 2




## TIMING CHAIN DESCRIPTION

Each FF in the timing chain is set for 100 nsec, but there is only a 50 nsec delay between the setting of consecutive FFs. The timing chain runs for 2.4 usec minimum and controls most of the coupler's operations. Part of the timing chain (T01to T18) is used only in Transfer Setup. Note that all adder results go unconditionally to N, which is cleared every 100 nsec.

### TRANSFER SETUP

The Initiate, Read (or Write) FFs are set. Read/Write FF is set. Timing chain is started at t00.

- T02 Clear K register
- T03 Enter  $X_0$  register into X via II.
- $^{T05}\}$   $\,$  Enter  ${\bf A}_0$  and  ${\bf B}_0$  registers into A and B via II.
- T081 Send B (Word Count) to I3, and to adder.
- T10 Adder results to K. This is a transmission of B to K in preparation for FL checks.
- T12 A and K to adder; result to N register.
- T16 Perform FL check, (FL(CM) (A+B)), by sending  $\overline{N}$ , (A+K), and FL(CM) to adder; results to N. If error, send signal at T20.
- T18 X and K to adder, result to N register.



CONTROL DATA

CORPORATION

DEVELOPMENT
DIVISION

TOI - TI8

PRODUCT ECS COUPLER SIZE DRAWING NO C 60119300 //

## TIMING CHAIN DESCRIPTION (CONT'D)

- T20 Send Error Signal (T16); that is, N register is negative. (Bit 23 set)
- T21 Clear K Reg.
- T22 Perform FL check(FL(ECS) (X+B)) by sending N, X+B, and +FL(ECS) to adder; results to N register. If error, send signal at T25:
- T23 Set First FF.
- T24 Perform X+RA(ECS); result to N register.
- T25 Send Error Signal (T22). That is, N register is negative.
- T26 For first record only, A and RA (CM) and sent to the adder.

## END TRANSFER SETUP START RECORD SETUP

If this was an intermediate record, the Record Setup would now begin for the next record. If the record in progress was the last record, the Read 2 or Write 2 FFs would have been cleared and the timing chain would not be restarted.

- T27> Enter X with absolute ECS address from N (first record only).
- T28 Set bit 3 of K; mask all bits of I3 Fan-In (extend sign) except 0-2. Send K and N to adder. X and N both contain the actual ECS address. Since the lower 3 bits of X may not be zero (partial record) the coupler must determine what to enter in P. This is only true on the first record.

from N we have: 7 --- 7X (note that the 7's are masks and the X is the complement of the 60-bit Word Count)

from K we have: 0 -- 010

Results from adder: 0 --- 0X+1 (end around carry)


(entered in K)


(Bj + K), now in B, from K.

Clear K. Enter A (if this record is not the first) with A+10<sub>8</sub> (see T42). If this is the first record, send N to A. That is, enter the CM address in A (see T26)
 Enter adder results in K (T28). This is the number of words to be transferred for this record. Send ECS address, Request, and Store Bit to the Controller. The check will now be made to determine if this is last record and if so, how many words will be transferred. This is done by subtracting the Word Count

- T32  $\overline{B}$  and K to adder; extend upper bits (18-23) of adder input to make B negative.
- K and X to adder. This is updating the ECS address by the word count. Note that for the first pass this made any address have its lower 3 bits all zeroes. Thereafter, any record will be started at word 0. Also, if this is any record other than the first, it amounts to adding 108 to X, which in turn implies incrementing the address of the record in ECS by 1.
- T35 Enter N in B register. This is the result of K-B complemented, which is B reduced by K. If N is negative, B was larger than K and this is not last record and K is entered in P at T37. If it is positive, the Word Count ≤ 8 FF is set and B is entered in P at T39.
- T37 K to P if not last record. Send N to X. This is the result of the K and X addition at T34 and is the ECS address for the next but one record. The setting of T38 is dependent upon an Accept being received from the Controller. Coupler action, therefore, waits until this is received. If the Accept is not received, but an Abort is, then the timing chain proceeds. If the record in transfer is the last record, (that is, if the Read Last Record FF is set) this FF blocks the timing chain and prevents the requesting of any further records.
- T38 Send A through the adder and enter in N. N will send A to CM (see T40).

  Enter X with N (see T37).
- T39 Send B to P if last record. Start delay chain if this is a read operation; this is to delay the start of the decrementer long enough to get the data back from ECS.
- T40 Send N to CM. This is the result of the A+RA(CM) computation and occurs on the first record only.
- T41 Clear Write 2 and Read 2 FF if this is last record. Enable decrementer.
- Send A and K to adder. This updates the CM address by 10<sub>8</sub>. This new address is entered in A at T29. It is not sent to CM each record but is available if needed; that is, after a PPU interrupts the transfer. Clear First FF and set Read Last Record FF if Word Count ≤ 8 is set. Set T27FF which implies starting a new Record Setup sequence. Note that T27FF is set 25 nsec after T42 and T28FF is set 75 nsec after T42. Therefore, T42 at t75 is the same time as T28 at t00. This overlap ensures that K=10<sub>8</sub> and A are sent to the adder at the same time.





### N REGISTER

This is a 24-bit register which can send its contents to:

- 1) the adder via I3 fan in.
- 2) X, A, and B registers via II fan in.
- 3) the Peripheral Address Network; that is, to CM through the same path as a PPU Address. This is only done after A+RA (CM) is computed.

The results of all adder operations are unconditionally entered in N. However, these results are then lost after 100 nsec because of the clear/set input.


The uppermost bit of N is used to check for negative results from the adder. This is done in the Field Length tests and the K-B tests.


#### IIFAN IN


This directs addresses from N (or  $\overline{N}$ ) or from Chassis 3 Read Distributor. When the timing chain is started, the contents of  $X_0$ ,  $B_0$  and  $A_0$  are entered in the couplers X, B and A registers via the I1 fan in. Once this has been done, only the consents of N (or N) are sent through I1.

## FIRST FLIP FLOP

This FF is used to control addresses that are required for the Transfer Setup and the First Record Setup. Once cleared (at T42) it is never set again during a block transfer. Therefore, the initial address in CM is sent only once and is incremented in the EAK (in the CPU), by signals from the P decrementer. An exception to this occurs if the transfer is interrupted by a PPU Read/Write. In this case a new CM address is required. The ECS Copy Address signal is used to enter CM address in the Exchange Address Counter.









## I3 FAN IN DESCRIPTION

The I3 Fan In allows the X, B, A or N registers to enter the adder. Note:

- 1) The lowest 3 bits of the fan in are gated by the timing chain only.
- 2) Bits 3 through 23 can be forced to ones by the extend sign (A term). This is done at T28 to extend the negative sign of the complement of the lower 3 bits of X register. This is done when  $\overline{N}$  (holding the newly updated ECS address) and K are sent to the adder when the coupler is determining the number of words to be transferred on the next record.
- 3) Bits 18 through 23 can be forced to ones by the extend sign (A term). This extends an 18-bit negative number to 23 bits. The sign is extended at T16 when (A+K) is in N and is to be subtracted from FL(CM) for Field Length checks. At T32 the K-B test is performed with B being sent to the adder, and its sign is therefore extended.





DIVISION


# R2, RA AND FL REGISTERS

## R2 REGISTER

This is a 24-bit catching register. Its contents are directed to the RA or FL registers by the address tags. These tag bits are the Increment Unit to A bits which are not used during ECS instructions and are therefore assigned to directing the ECS and CM parameters.

### RA AND FL REGISTER

These hold the RA and FL quantities from the Exchange Jump package. Note that the lower 6 bits of the ECS registers do not exist.




### 12 FAN IN AND K REGISTER DESCRIPTION


### K REGISTER


This 18-bit register holds the word count for one record. It also can have bit 3 forced to a one, which is used to increment quantities by 10<sub>8</sub>. It sends its contents through the I2 fan out to the adder. Its inputs on I2 are shared with RA(CM) register and they are controlled by the merge RA(CM) or K gates which allow one or the other to I2. The lower 3 bits of K are sent to the P register except on the last record.

## I2 FAN IN

This fan in allows RA, FL and K to send operands to the adder or to the pass on network. The latter would be done only if an Exchange Jump occurred. Since the lower 6 bits of the ECS registers do not exist, their inputs on I2 are not used. Also, since RA(CM) and K are controlled by the merge gates, their gating term (A) on I2 always a logical one output.







### P DECREMENTER AND REGISTER

The output of the decrementer is one count less than the 3-bit quantity in the P register. When the clear/set input to P is strobed at t00, this reduced quantity is entered in P.

The lower 3-bits of K are entered in P unless it is the last record; then the lower 3 bits of B are entered in P.

The decrementer runs only when the Enable P FF is set. On a write operation this is at T41 but on a Read operation there is a considerable delay before the data arrives, so the Read 2 FF is sent through a 300 nsec delay chain before setting the Enable P FF. Once this FF is set, the remainder of the coupler's logic can start the next Record Setup and the clock pulses decrement P and send the GO signal to the Exchange Address Counter. When P = 0 the Enable P FF will be cleared unless a new request has been sent; that is, it was not the last record. Note that the decrementer logic is cyclic; it will decrement an all zero P register to all ones.

### LAST RECORD CONTROL

### WORD COUNT ≤ FLIP FLOP


This is set if the N register is positive after the K-B check. If set, B is sent to P; if clear, K is sent to P.

### READ LAST RECORD FLIP FLOP

This is set by the Word Count ≤ 8 FF, Read 2 FF and T42 and blocks the reset Record Setup sequence from occurring.

### INITIATE 1 FLIP FLOP


This is set from CPU when the instruction is translated. The Accept signal is returned immediately to CPU.



### READ AND WRITE FF DESCRIPTIONS

Along with the Initiate 1 signal, CPU sets either the Write 1 or Read 1 FFs. The Read/Write FF is set by either one and the timing chain started. On a Read operation the decrementer is not enabled until T39 + 400 nsec to give the data time to reach the coupler. On a Write operation, the delay is not necessary.

When the last record reaches T42 and tries to restart at T27, the timing chain will be blocked. Either Write 2 or Read 2 must be set for it to continue.



SHEET 292


### ERROR AND TERMINATION CONDITIONS


End of Operation signal is sent if the decrementer reaches 0 and this is the last record, or if a Field Length error occurs.

A Field Length error signal is sent after checking FL(CM)-(A+B) and FL(ECS)-(X+B) and getting a negative result. This is the only error condition that the coupler checks or acts upon.

Error Exit Mode signal is sent on any Field Length error, Abort or Parity error. Note that CPU cannot distinguish between a Parity Error and an Abort.

On a Read Operation, an Abort is used in place of the Accept to keep the timing chain running. This allows the programmer to transfer all zeroes to CM if he wishes. On a Write Operation CPU discontinues the transfer. On a Parity Error, the coupler relays the signal as an Error Exit Mode. Neither Abort nor Parity Error cause an End of Operation signal.








### PASS-ON NETWORK DESCRIPTION

The data path from the Controller to CM has provision for the contents of the Coupler's registers to be restored into memory. This logic is the OR gate marked on the block diagram and provides a restore path for RA(ECS) and FL(ECS) if an Exchange Jump is executed. RA(CM) and FL(CM) are restored from the CPU. As long as the coupler is involved in a data transfer, the data path from the Controller to the Write Distributor (Chassis 2) is enabled. This is done by the Initiate 2 FF, which is cleared only on an End of Operation condition.

The address tags from the stunt box are translated for an Exchange Jump and enable RA(ECS) and FL(ECS) to be stored in Exchange Jump packet. (Note that bit 1 of these tags is also used; see I2 fan in, page 21.) It is not necessary to restore the CM parameters, as these also held on the CPU and restored from there.







# POWER WIRING CONTENTS


1	Condensing Unit and Convenience Outlets
3	400 Cycle Power Wiring and Control
5	Warning Circuit
6	Typical Power Supply Configurations
7	Power Wiring Chassis 1
9	Even Logic Chassis Power Wiring Chassis 2, 6, 8
11	Odd Logic Chassis Power Wiring Chassis 5, 7
12	Typical Memory Module Power And Control
13	Power Wiring Even Memory Chassis
15	Power Wiring Odd Memory Chassis
17	Power Wiring Chassis 12
19	Power Wiring, Maintenance Panel (B Model)
21	Power Wiring, Condenser Unit and Cabinet (B Model
23	Power Wiring, Maintenance Panel (C Model)
<b>2</b> 5	Power Wiring, Condenser Unit and Cabinet (C Model

Pub. No. 60119300

Rev. BD

NOTES


TO INSTALL A "C" SERIES CONDENSING UNIT IN PLACE OF AN "A" SERIES CONDENSING UNIT, CHANGE THE WIRES NORMALLY ROUTED FROM THE CONDENSING UNIT TO A3TB2 PINS 2,3,4,8 6 (SHOWN ON PAGE 25) TO TBOI PINS 3,4,5,8 IO, RESPECTIVELY. ALSO CHANGE THE WIRES NORMALLY ROUTED FROM THE CONDENSING UNIT TO A3TB3 PINS 3 & 4 TO TBOI PINS 2 & 3, RESPECTIVELY. ALL OTHER WIRING REMAINS THE SAME AS THAT OF THE "A" SERIES CONDENSING UNIT SHOWN ON THIS PAGE.





NOTE:

A 6601 CONTAINS 4 SUCH CIRCUITS (ONE PER WING) AND A 6604 CONTAINS 3.

CONTROL DATA	6600 CENTRAL COMPUTER	660	) 01/04	
	60 CYCLE POWER WIRING, CONDENSING UNIT AND	C	60119300	ř
COMPUTER DIVISION	CONVENIENCE OUTLETS		231	T




6600 CENTRAL COMPUTER 400 CYCLE POWER WIRING AND CONTROL 




\* DIODES AND CAPACITORS ARE REVERSED FOR -20 VOLT POWER SUPPLIES.


TYPICAL 6, 15, OR -20 VOLT POWER SUPPLY

PUB. NO. 60119300 REV. K 6







5 RECTIFIERS ARE (REF 24561602)





B-60119300 ODD LOGIC CHASSIS POWER WIRING CHASSIS 5 AND 7

REV. K II









NOTES

I. FOR REMAINING COMPONENT IDENTIFICATION
8 DESCRIPTION SEE 63025305


2. ALL POWER IN WIRING (W38-A, ETC.) MUST BE IBAWG,
STRANDED INS WIREPER CONTRCL DATA CORP 245483 847


ALL POWER WIRING TO BUSS BARS & RECTIFIERS
FROM TOI-TII MUST BE 14 AWG, STRANDED INS WIRE
PER CONTROL DAIA CORP 245483-147
POWER WIRING FOR MIZE-56,28,9,10. TO RECTIFIERS
MUST BE IAAWG, STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA CORP 245483-147
POWER WIRES STRONG STRO INS WIRE PER CONTROL DATA


7 FOR WIRE LISTING SEF . .


B-60119300

POWER WIRING REV. K 17 CHASSIS 12










#### NOTE:


TO INSTALL A"C" SERIES CONDENSING UNIT IN PLACE OF A "B" SERIES CONDENSING UNIT, CHANGE THE WIRES NORMALLY ROUTED FROM THE CONDENSING UNIT TO A3TB3 PINS 3 & 4 (SHOWN ON PAGE 25) TO A3TB2 PINS 1 & 2, RESPECTIVELY. ALL OTHER WIRING REMAINS THE SAME AS THAT OF THE "B" SERIES CONOENSING UNIT SHOWN ON THIS PAGE.


CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

CONDENSER UNIT 8, CABINET POWER WIRING (B MODEL) PRODUCT
6600

SIZE DRAWING NO C 60119300 ---275 PAGE 21








CONTROL DATA
CORPORATION
DEVELOPMENT DIVISION


CONDENSER UNIT & CABINET POWER WIRING (C MODEL)


64	00 00		
C	60119	300	REV
SHEE	T277	PAGE 2	5


## PERIPHERAL and CONTROL PROCESSOR INSTRUCTIONS

INSTRUCTION	ADDRESSING MODE					
TYPE	DIRECT	INDIRECT	MEMORY	NO ADDRESS	CONSTANT	
Load	30	40	50	14	20	
Add	31	41	51	16	21	
Subtract	32	42	52	17		
Logical Difference	33	43	53	11	23	
Store	34	44	54			
Replace Add	35	45	55			
Replace Add One	36	46	56			
Replace Subtract One	37	47	57			
Long Jump			01			
Return Jump			02			
Unconditional Jump				03		
Zero Jump				04		
Non-Zero Jump				05		
Positive Jump				06		
Minus Jump				07		
Shift				10		
Logical Product				12	22	
Selective Clear				13		
Load Compliment				15		











Page 4


Code	Name	Time (Major Cycles)
SHN 10 LMN 11 LPN 12 SCN 13 LDN 14 LCN 15 ADN 16 SBN 17	Shift d Logical difference d Logical product d Selective clear d Load d Load complement d Add d Subtract d	1 1 1 1 1 1





Code	Name	Time (Major Cycles)	
LDC 20	Load dm	2	
ADC 21	Add dm	2	
LPC 22	Logical product dm	2	
LMC 23	Logical difference dm	2	





Code		Name	Time (Major Cycles)
PSN	24	Pass	1
PSN	25	Pass	1
EXN	26	Exchange jump	min. 2. 0
RPN	27	Read program address	1















Page 8





Rev. C Page 9














Rev. C Page 14


This page left blank intentionally.






Rev. C Page 17





Code	Name	Time (Major Cycles)
IAN 70	Input to A from channel d	2

\* = Memory Ref



Rev. C Page 20


Time (Major

cycles)

4 plus


Code	Name	Time (Major Cycles)
OAN 72	Output from A on channel d	2
	*Memory Ref	

	Enter 72
_	
Trip 1	*Read P P+1 $\rightarrow$ P Fd = Inst F $\rightarrow$ K d $\rightarrow$ Q
	<b>_</b>
	*Read P
$\frac{1}{2}$	Chan. Empty no and Active?
	yes
da	→ M (output ata) lear K
	$\downarrow$
	Exit



Code	Name	Time (Major cycles)
ACN 74	Activate channel d	2
DCN 75	Disconnect channel d	2
FAN 76	Function (A) on channel d	2
FNC 77	Function m on channel d	2

\* = Memory Ref



Rev. K Page 23

## APPENDIX A

## 6601 CENTRAL COMPUTER PERIPHERAL and CONTROL PROCESSORS

INSTRUCTION FLOW CHARTS

Pub. No. 60119300

Rev. K

## **CUT ALONG LINE**

## **COMMENT SHEET**

CONTROL DATA 6601/6604/6613/6614 CENTRAL COMPUTER C. E. Diagrams and Circuit Description Manual, Vol. 2
Pub. No. 60119300

FROM:	NAME:				
	BUSINESS ADDRESS: OF THIS MANUAL.				
		DELETIONS, ETC. INCLUDE PAGE NUMBER.)			

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
8100 34TH AVENUE SOUTH
MINNEAPOLIS, MINNESOTA 55440

ATTN: TECHNICAL PUBLICATIONS DEPT.

FOLD

FOLD

FIRST CLASS

**PLANT TWO** 

**FOLD** 

FOLD